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ABSTRACT 
This Final Report for Contract NAS 5-10139 describes the work done under this contract 
to supply PCM Telemetry Systems, Bench Test Equipment and Ground Stations for the Nimbus 
B Spacecraft. 
The PCM Telemetry Subsystem, except for minor modifications and the ability to with- 
stand environmental requirements, i s  identical in design to the electrical model system de- 
veloped under Contract NAS 5-3787. The work under this contract (NAS 5-10139) included 
minor redesign, fabrication, assembly and environmental test of one prototype and two fl ight 
systems each consisting of: 
1 Telemetry Electronics Unit (TME) 
1 PCM Telemetry Unit (PCM) 
The Bench Test Equipment developed under this contract utilized the Bench Test Equip- 
ment bui It under Contract NAS 5-902 which were completely modified except for commercial 
test equipment which was retained from the old systems. Three new Bench Test Equipments 
each housed in one rack, and two racks of test equipment resulted from modifying the greater 
number of racks used on NAS 5-902. 
Four Ground Stations were modified extensively under this contract to include equipment 
to handle the substantially increased capability of the PCM Telemetry Subsystem. The fifth 
Ground Station was modified under Contract NAS 5-3787 along withconstruction of the elec- 
trical model PCM Telemetry Subsystem so that complete system performance could be checked. 
The Ground Stations modifications under this contract included added 5220 b i t  synchronizers, 
digital decom capability, time code display, modified simulator, and added event recorders 
plus the necessary cable and cabinet changes. These four stations were: 
Station 1 Van Station Valley Forge 
New Station 8 
Station 3 Classroom Valley Forge 
New Station 7 
Station 4 GelmoreCreek Alaska 
New Station 4 
Station 5 Goddard Space Center 
New Station 5 
In addition to the above efforts instruction manuals were written covering a l l  equipment. 
Qualification Tests on the MOSFET device were run a t  General Instruments, the manu- 
facturers, and at  Radiation incorporated to prove the reliability of the pyrolytic glass coated 
devices. 
The prototype and two flight PCMl'elemetry Subsystem, al l  Ground Stations and one 
Bench Test Equipment were delivered. Two Bench Test Equipmenis were retained at Radiation 
for integrator support. All delivered equipment went to General Electric, Valley Forge, 
Pennsylvania except for the Alaska and Goddard Space Center Ground Stations. 
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SECTION 1 
INTRODUCTION 
i 
1 .O INTRODUCTION 
This Final Report reports the effort accomplished during contract NAS 5-10139. Dis- 
cussions and supporting data and illustrations are presented as follows: 
a. Volume I Section I Introduction 
Section II PCM Telemetry Unit 
Section 111 Telemetry Electronic Unit 
Section IV Bench Test Equipment 
Section V Ground Stations 
Section VI Reliabi I i ty 
Section VI1 Qualification Testing of the Space Equipment 
Section V l l l  Acceptance Testing of Space Equipment 
b. Volume I I  Appendix I Part Application Data Sheets 
Appendix I I Failure Reports 
Appendix 1 1 1  Pyrolytic MQSFET Operational Life Test at Radiation 
V Pyrolytic MQSFET Qualification Test at General Instruments 
Since the PCM Telemetry Units and Telemetry Electronics Units fabricated under this contract 
differ only slightly from the same units designed under contract NAS 5-3787, this report wi l l  
be limited to discussions of differences rather than repeating data already available in the 
Addendum to the Final Report on contract NAS 5-3787. 
In  the case of the Bench Test Equipments, modifications were accomplished entirely 
under this contract and are discussed accordingly. Detailed operations and maintenance 
information can be found in  the Bench Test Equipment Handbook prepared under this contract. 
The Ground Station modifications were also accomplished entirely under this contract 
and therefore are covered entirely i n  this report. Detailed operation and maintenance can 
be found in the Ground Data Handbook prepared under this contract. 
1.1 PURPOSE 
This Final Report has been written in accordance with the requirements of contract 
NAS 5-10139 Statement of Work, Article I l l  for the Goddard Space Flight Center, Greenbelt, 
Mary 1 and. 
The purpose of this report i s  to summarize and report on the work accomplished under 
this contract; to construct and deliver L, paceborn, Ground and Test Equipment for the PCM 
Telemetry Subsystem function in the Nimbus €3 Spacecraft. 
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1.2 SCOPE 
The scope of work accomplished under Contract NAS 5-10139 was limited to the design, 
development, construction, test and delivery, along with instruction and maintenance manuals 
of flight qualified PCM Telemetry Subsystem, Bench Test Equipments, and Ground Station 
Modifications for the Nimbus B Satellite, and to work associated with thequalityand reliability 
of these systems. 
1.2.1 SPACEBORNE EQUIPMENT 
A prototype and two fl ight model PCM Telemetry Subsystems were delievered under 
this contract each consisting of: 
*7 
f 
1 PCM Telemetry Unit 
1 Telemetry Electronics Unit 
1 
\ 
These systems in addition to environmental qualification, differed from the electrical 
model system delivered under Contract NAS 5-3787 in  the following respects. 
3 a. Pyrolytic MOSFET devices were used in  Flight Systems 1 and 2. The prototype 
5 I used the non-pyrolytic devices. 
b. The PCMMuItiplexer MOSFET body bias circuit was changed to alleviate a noise 
'I 4 problem . 
c .  
d. 
Five minor changes were made in  the PCM coder. 
Several internal mechanical changes were made to the PCM unit involving wire 
potting, proper prototype and Flight model preloading and housing dimensions. 
e. 
liability and to reduce noise and crosstalk that appeared on the TME output modulation signal 
to the transmitter. 
Significant wiring changes were made to the TME unit to improve overall re- 
The above items are discussed in detail i n  Sections I I  and 111. 
1.2.2 BENCH TEST EQUIPMENT 
Some parts, racks and a l l  commercial test equipment used in  the Bench Test Equipment 
for Contract NAS 5-902 were used to construct three new Bench Test Equipment and two sets 
of test equipment to be used with the Nimbus B Telemetry Subsystem. 
1.2.3 GROUND STATIONS 
Four of the five Nimbus Ground Stations were modified under this contract to operate 
with the ful l  capability of the Nimbus B PCM Telemetry Subsystem. To accomplish this these 
four stations were modified to include time code display, digital decommutation capabi lity, 
1-2 
expanded simulator capability, event recorders, improved Bit Synchronization capability and 
other less significant specifications, The four stations modified were: 
Station 1 Van Station 
Station 3 Classroom - G.E. 
Station 4 Gelmore Creek, Alaska 
Station 5 Goddard Space Center 
Val ley Forge, Pennsylvania 
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1.3 NIMBUS B PCM TELEMETRY SUBSYSTEM GENERAL DESCRIPTION 
1.3.1 GENERAL 
The Nimbus B PCM Telemetry Subsystem i s  part of one of four satellites designed to 
gather meteorological data concerning the earth’s atmosphere. The complete subsystem in- 
cludes an airborne PCM telemetry subsystem, PCM ground stations, and Bench Test Equipment 
(BTE). The Nimbus B PCM Telemetry Subsystem was redesigned to include a digital measuring 
technique while retaining most of the original analog capabilities of its forerunners. As a re- 
sult, the channel input capability of the PCM Telemetry Subsystem has been greatly increased. 
One time slot can now monitor up to seven digital inputs; whereas only one digital input was 
monitored per time slot in previous systems. In addition to adding the digital function, time 
code has been included as a telemetered parameter to provide an accurate time reference for 
every major data frame. Thus, when data is decommutated by the ground stations, accurate 
time references are provided for given measurements. 
The airborne PCM unit accepts electrical inputs from various equipment i n  the Nimbus 
B spacecraft and formats these inputs into PCM code. Electrical inputs are both analog and 
digital. Analog inputs are converted to equivalent 10-bit digital words. Individual digital in- 
puts are correlated into 7-bit words. The seven most significant bits of the converted analog 
words and digital words are time multiplexed, converted to split-phase, Mark 0 code, and 
routed to the TME unit. 
The TME unit basically acts as a relay switching network and signal amplifier between 
the PCM unit and output transmitter and tape recorders. Upon command, the TME switches 
serial split-phase Mark 0 data from the PCM unit to the tape recorders for temporary storage, 
or to the transmitters for real-time data transmission, or both simultaneously. 
The Nimbus B PCM Ground Stations receive and process telemetered data including 
time-code data from the Nimbus B Satellite System. Data i s  processed in  real time or stored 
for later playback and processing. The maximum interrogation period for a single pass of the 
Nimbus B satellite is approximately 15 minutes. Stored-data playback time (one orbit) i s  ap- 
proximately 3.6 minutes. Therefore, two-orbit recording i s  provided to collect data during 
those orbits when interrogation by the ground station i s  not possible. Unpon interrogation, the 
serial data input signal is processed in  the system to obtain data synchronization and timing to 
drive system output devices. Channel output selection i s  made through the use of a decom- 
mutator program patch panel. Decommutator outputs are available to a peripheral computer for 
data processing according to the computer program. Two magnetic tape recorders, provided as 
part of the computer system, enable partially processed data to be stored for later processing. 
Other recording devices include oscillographs capable of plotting 32 channels of analog data, 
an event recorder capable of displaying 52 channels of digital on-off data, and magnetic tape 
recorders that accept and store the input video data for later processing. The digital decom- 
mutator and time code display processes the digital data recorded in  certain words of the Nimbus 
B format and drives the system digital recorders and NIXIE time display. 
Bench Test Equipment (BTE) i s  a special purpose test set that provides the necessary can- 
trol signals, commands, and timing to the PCM Telemetry Subsystem. The BTE supplies the 
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signals to the PCM normally supplied by the Nimbus C clock i n  addition to other signals pro- 
vided by other system components, when testing either a PCM or TME unit separately. The 
BTE generates split-phase mark 0 data that i s  applied to the PCM Telemetry Subsystem, and 
accepts the data from the PCM for comparison with preselected analog and digital channel 
data. 
1.3.2 AIRBORNE EQUIPMENT 
The airborne portion of Nimbus B PCM Telemetry Subsystem consists of five modules: 
a PCM Telemetry Unit (PCM), a Telemetry Electronics Unit (TME), two tape recorder modules, 
and one module containing two transmitters. The tape recorder and transmitter modules are 
government furnished equipment (GFE). Subsystem interface of these modules i s  shown as a 
simplified block diagram in  figure 1 
Nine input circuits interface the PCM Un t with Nimbus "C" clock and Nimbus B 
digital and analog transducers e Of these nine inputs, four carry the Nimbus C clock frequen- 
cies of 500 cps, 100 cps, 10 cps, and 1 cps from the Nimbus clock. In addition, the Nimbus 
clock provides the time code (MO) input to the PCM Unit. A l l  five inputs are routed through 
the TME to the PCM Unit to simplify interface wiring. 
The four remaining inputs comprise the combined analog and digital channel gates from 
the source transducers to the PCM Unit. Analog inputs consist of 21 prime channels operating 
at the frequency of 1 sample per second, and 434 subcommutated channels that operate at a 
frequency of 1 sample per 16 seconds. Analog samples are then applied to an analog multi- 
plexer and coder i n  the PCM Unit for coding into 7-bit data words. 
Digital transducer inputs are routed through 63 prime digital channels that operate a a 
frequency of 1 sample per second and 280 subcommutated digital channels that operate at the 
frequency of 1 sample per 16 seconds. 
A l l  subsystem timing i s  controlled by a programmer conbined in  the PCM Unit which, 
in  turn, receives timing from the Nimbus clock. The measurands, analog and digital, are ap- 
plied through their respective multiplexers into sequence gates. PCM Unit signal flow is 
illustrated i n  the simplified block diagram shown in figure 2. As shown in  the illustration, 
analog samples are converted to equivalent digital words before the final sequencer gates. After 
analog signals are coded, a l l  dig tal and analog signals are handled in  the same manner. 
The final sequencer gates accept sync information, inject i t  into the word at the proper 
place, and output the word through an amplification stage to the output register. Here the word 
is converted to split-phase code and applied to the TME. 
The 6-volt clamp circuit controls the operation of analog and digital channel gates. 
When one of the nonredundant PCM drivers i s  i n  use, a 6-volt output line from the driver i n  
use energizes a clamping circuit i n  the other driver, thus clamping the outputs of the second 
PCM driver to ground. 
f i r s t  driver i n  a similar 
When the second driver is i n  use it, in turn, clamps the output of the 
manner. 
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The split-phase code i s  one of six inputs to the TME that interface with PCM Unit, 
C clock, tape recorders, and power source. 
A modulated 10 kc time code from the Nimbus C clock i s  applied to the TME for 
transmission of time code only, or for mixing with PCM real time data. The time code input 
i s  relay controlled within the TME. Two other inputs from Nimbus C clock are the nonlatching- 
relay and latching-relay commands. Nonlatching relays drive four parallel latching relay coils 
to reduce the total load on the Nimbus C clock command circuits. Command relays control 
the on-off states of the TME contained equipment, the tape recorder record/playback modes, 
and time code applications. 
Split-phase data constitutes two more inputs to the TME. One i s  the PCM real time 
input and the other i s  the record data input. Real time PCM inputs are mixed with the 10-kc 
time code for transmission, and record data inputs are applied to two record amplifiers for 
routing to one or both of the tape recorders. 
The TME controls a l l  data routing through relay switching upon command from the 
ground. The data word i s  applied to the transmitter for real time data transmission or to either 
one or both of the tape recorders for temporary storage. Each tape recorder can store a maxi- 
mum of 108 minutes of data. The normal Nimbus orbit i s  to be 96 minutes; thus, adequate storage 
capability exists. In addition, one tape recorder can be swtiched off while the other i s  re- 
cording and when full, the first one switched on and the second switched off to provide a 
maximum of 216 minutes of recording time. The tape recorders play back upon command from 
the ground. 
Figure 3 illustrates the method of interface cabling to connect the complete airborne 
subsystem. 
1.3.2.1 
from various equipment i n  the Nimbus B spacecraft through input gates designed fail-safe, thus 
protecting the inputs from damage in  the event of transient power surges. In the event such an 
extreme condition does occur, no more than eight data channels wi l l  be lost as the result of 
one input gate failure. To increase reliability, the PCM Unit, except for input gates and prime 
data channel selectors, is block redundant; i .e.f two of every assembly are contained within 
the PCM Unit. These complete, yet separate, assemblies are designated PCM No. 1 (A) and 
PCM No. 2 (B). Only one PCM assembly operates at any given time. Operational selection 
i s  made from the ground station which commands PCM 1 or PCM 2 through a relay i n  the TME 
unit. 
PCM UNIT - GENERAL DESCRIPTION, The PCM unit accepts electrical inputs 
The PCM unit, shown in figure 4, i s  encased in  a machined magnesium housing six 
inches wide, eight inches high and 6-1/2 inches long. The complete unit, less cabling, weighs 
approximately 10.75 pounds, and contains both discrete and integrated circuit components. 
Block redundant assemblies are the following: 
a. 
b. 
C. 
Programmer 
Multiplexer Control Circuits 
Ana log-to-Digita I Converter (Coder) 
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Figure 4. PCM ond TME Units 
1-10 
d . Power supply 
e. Output Register and Split-Phase Converter 
Two construction techniques were employed in  internal packaging of the electronic 
assemblies: (1) cordwood modules on 2-layer cards, and (2) planar assembly on 6-layer multi- 
layer card assemblies. 
Fifteen multi-pin connectors are mounted on one face of the unit and provide facility 
for al l  input/output interface cabling as shown in  figure 3. Connectors 53, J6, J9, J12, and 
J15 are 85-pin connectors; the remaining are 65-pin connectors. Connectors 52 through J12, 
J14, and J15 provide inputs for a l l  digital and analog measurement data. Connector 513 sup- 
plies outputs to other spacecraft equipment and three monitor points. Connector J1 provides 
the interface connection to the two tape recorder modules and the TME unit. 
1.3.2.2 
a relay switching network and signal amplifier between the PCM unit and output transmitter 
TME UNIT - GENERAL DESCRIPTION. The TME unit, shown in  figure 4, acts as 
and tape recorders and between ;he Nimbus C clock and output transmitter. The TME performs 
four distinct functions: (1) switches serial split-phase Mark 0 data from the PCM unit to the 
tape recorders for temporary storage, or to the transmitters for real-time data transmission, or 
both simultaneously, on command; (2) switches to data playback from the tape recorders on 
command; (3) provides for time code transmission either superimposed on the real-time data or 
separately; and (4) provides externally adjustable controls for transmitter modulation. 
Reliability of the TME unit i s  enhanced by complete circuit redundancy except for 
the passive summing network and relay armature coils which are nonredundant . The record 
amplifier, playback amplifier, and summing amplifier are block redundant. 
The TME unit i s  contained in  a machined magnesium housing four inches high, six 
inches wide and 6-1/2 inches i n  depth. The complete TME containing the electronics packag- 
ing on multilayer cards weighs approximately 4.25 pounds. Printed circuit cards include the 
two-layer discrete component type and the four-layer integrated circuit types. Modules, relays, 
and prior parts are mounted on the cards with hard wiring used for circuit connections. The 
TME contains the following modules and assemblies: 
a. Two record amplifiers 
b. Two playback amplifiers 
c. Two summing amplifiers 
d. Five signal monitor circuits 
e. Seventeen control relays 
Al l  input/output interface connectors are located on one face of the TME unit. 
Connectors include TNC coaxial connector J1 for connection to the transmitter; an 85-pin 
connector 54 that provides the interface connections to the PCM unit and both tape recorders; 
two 61-pin connectors J2 and 53 that connect to the Nimbus power source, Nimbus C clock, 
and other spacecraft equipment; and a 9-pin connector for a l l  signal-monitor outputs. Five 
gain control potentiometers R1 through R5 are also provided for adjustment of modulation levels 
into the transmitter. Zener diode CRl i s  located on the TME front panel for convenience and 
i s  used for overvoltage protection to the PCM unit multiplexer. 
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1.3.3 BENCH TEST EQUIPMENT 
The Bench Test Equipment (BTE) shown in  figure 5 i s  a special purpose test set capa- 
ble of testing a Nimbus B PCM Telemetry Subsystem that consists of a PCM unit, a TME unit, 
two tape recorders, and a telemetry transmitter. The BTE i s  also capable of testing individual 
PCM or TME units. 
The BTE simulates and provides the necessary control , command, and timing signals 
to a PCM Telemetry Subsystem under test that would normally be supplied by the Nimbus C 
clock. When testing the operation of a PCM or TME unit separately, the BTE simulates signals 
other subsystem components would normally supply. The BTE also simulates analog and digital 
inputs from the transducers and test points within the Nimbus Satellite, and it generates split- 
phase Mark 0 data that i s  applied to the PCM Telemetry Subsystem. The data i s  then returned 
to the BTE for comparison with preselected analog and digital data. The BTE scans the type of 
data selected and upon command, compares i t  against either analog or digital tolerance switches 
to determine i f  the data i s  within tolerance. Error conditions exist when data i s  out of toler- 
ance. Should an error be detected, the BTE displays the erroneous word, the word number, and 
subframe number and then stops. Through programming, the BTE can scan continuously and 
indicate data errors through GO/NO GO indicators without stopping , unless programmed to do 
so when an error i s  detected. The BTE has a self-check feature whereby split-phase Mark 0 
data i s  applied directly to the BTE unit. 
The complete BTE i s  composed of subunits contained in  a single equipment cabinet 
mounted on casters for mobility. Access to the interior and subunits i s  gained through a full- 
length rear cabinet door, sectional front doors, and slide-mounted drawer assemblies. All 
operating controls and indicators are located on the front panels or on the console face. A 
connector panel i s  located on the side for test interface cable connections. 
BTE unit power i s  self-contained, requiring only a single primary source. Internal 
power to al I logic components i s  supplied through five system-contained commercial power 
supplies . 
1.3.4 GROUND STATIONS 
1 .3.4.1 
five ground stations of varied configurations located at three sites. System configurations 
generally contain Radiation-built racks 3, 4, 5 and 6 with varying quantities of supplementary 
equipment racks. Equipment racks used in  building up a system are shown in  figure 6, and 
detailed descriptions of  the various equipment configurations are discussed in  Section V of this 
report. The primary function of all ground stations i s  identical regardless of configuration. 
Configuration differences occur generally i n  the method of data storage and display. 
GENERAL. The ground portion of the Nimbus B PCM Telemetry Subsystem comprises 
The Nimbus B PCM Ground Station receives and processes telemetered PCM data, 
including time code data , from the Nimbus B Satellite System. The data i s  processed in  real- 
time at a 500 cps bit  rate (split phase/single SP/S) or stored for later playback and processing 
at a 15 kc (SP/S) bit rate. 
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The data format for both the 500 cps and 15 kc signals i s  constant and consists of 
sixteen 62.5-word frames. Each frame contains 16 bits (2 words) of frame sync information 
and four bits of coded subframe identification data (SFID). Each of the remaining 60 words 
i n  the frame contain eight bits of data. 
Serial PCM input data i s  switch selected and applied to the system control logic at 
the real-time 500 cps bit rate or at the playback 15 kc bit rate. System-control conditions 
the data handling logic for operation at the respective bit  rates. The serial PCM is routed 
through system control to the bit synchronizer for data reconstitution and conversion to NRZ. 
The regenerated serial data i s  applied to the group synchronizer with associated clock pulses 
where the data input i s  processed to obtain data synchronization and timing to drive system 
output devices. Digital processing includes the conversion of the input data from serial to 
parallel and then extracting the digitized data from selected words for application to the var- 
ious storage and display devices connected to the system. Of these selected outputs, some 
drive the time code display, others are supplied to a digital-to-analog converter for conversion, 
and some parallel outputs are supplied to the computer interface circuitry. Group synchronizer 
also generates the frame and word gates used in  the subsequent logic for data extraction. 
Output devices are driven by the extracted parallel data. Of this data, 32 channels 
are available after conversion to drive analog plotting oscillographs, any of 52 preselected 
channels are available to drive the event recorder with digital on-off data, and al l  parallel 
outputs are supplied to the computer interface where i t  wi l l  be presented to the computer for 
processing according to a particular computer program. Two magnetic tape recorders are pro- 
vided as part of the computer system, enabling partially processed data to be stored for later 
printout. 
1.3.4.2 
the PCM-signal simulator i s  routed to the system control. Real-time data from the satellite 
may be routed through the system control to the Minicom recorder for later playback. PCM 
data to be processed i s  routed through to the bit synchronizer. 
SYSTEM CONTROL.. The PCM data from the receiver, Minicom recorder, or from 
The system control conditions the bit synchronizer and computer input circuitry to 
handle the incoming data through the use of 15 kc and 500 cps frequency select squelch lines. 
Remote address strobing of the selected bit synchronizer data processing circuit i s  also pro- 
vided by the system control using a word rate gated with the non-sync confidence signal from 
the group synchronizer 
synchronizer may be accomplished by a momentary switch on the system control panel until 
the system is i n  sync. 
n a non-sync confidence condition, manual strobing of the bit 
1.3.4.3 . The bit synchronizer 
accepts se of bit rates. Data input 
sources include receiver, magnetic tape recorder, and simulator and are switch selected. The 
synchronizer i s  equipped with a means of remote selection by commands from a computer, or 
other device, to establish operating parameters such as bit  rate and input code. Once pro- 
grammed, either locally or remotely, the signal conditioner synchronizes a local clock to the 
incoming data and performs bit decisions on the incoming data. 
erated serial data and phased clock pulses at preselected bit  rates to the group synchronizer. 
t, in  turn, provides a regen- 
1-15 
1.3.4.4 
zation code (programs units) each subframe and in  turn generates synchronization and gate pulses 
GROUP SYNCHRON ZER. The group synchronizer recognizes a frame synchroni- 
at frame and word rates for application to the decommutator portion of the system. Once the 
system i s  synchronized to the incoming data , the group synchronizer converts the serial input 
data to parallel data. Parallel outputs are routed to a digital decommutator and time code 
display, computer input circuitry, and digital-to-analog converters. Sync pulse outputs com- 
mand station logic in  the extraction of data and time code for storage and display. 
1.3.4.5 ANALOG DECOMMUTATION AND RECORDING. The analog decommutator 
accepts synchronization pulses from the group synchronizer including an SFlD "locked" indi- 
cation. It , in turn , generates the transfer pulses to the digital-to-analog converter for channel 
selection and decoding. The digital-to-analog converters receive parallel input data from the 
group synchronizer , and together with the transfer pulses from the decommutator , generate the 
analog equivalent of the input digital data for application to brush recorders. Thirty-two 
selectable channels of analog data are available to the recorder. The decommutator supplies 
word and minor frame gate signals to the digital decommutator and time code display. 
1.3.4.6 DIGITAL DECOMMUTATOR AND TlME CODE DISPLAY. The digital decommu- 
tator and time code display extracts and processes digital data contained in  certain words of 
the Nimbus B format, and then drives system digital event recorders and a NIXIE time display. 
Up to 56 digital on-off inputs can be recorded and are patch-panel selected from any parallel 
data inputs to the event recorder. Time-code data and marker traces are permanently wired 
to traces 1 and 59, and 2 and 60. Patch selectable channels are routed to traces 3 through 58. 
1.3.4.7 COMPUTER INPUT C RCUlTRY AND COMPUTER SYSTEM. 
circuitry interfaces the computer system to the PCM ground station decommutator . The com- 
puter input circuitry accepts incoming parallel data from the group synchronizer and prepares 
i t  for application to the computers system a The computer evaluates selected PCM telemetered 
data according to the computer's program and provides a printout of a l l  telemetered data. 
The computer input 
1.3.4.8 
vided by the PCM signal simulator incorporated i n  the system configuration. The simulator 
GROUND STATION CHECKOUT. A ground station checkout capability i s  pro- 
generates the various input signals required for system operation and evaluation. The outputs 
provided by the PCM signal simulator include a simulated PCM video data (SP/S) signal to the 
system input, NRZ and bit rate to the group synchronizer, parallel data and frame/word rates 
to the decommutator , synchronization signals to the computer input circuitry , and a simulated 
computer input to the computer. 
Aside from system evaluation and checkout , the PCM,signal simulator used in  con- 
junction with the system-contained dual-trace oscilloscope , RF signal generator, and frequency 
counter can be used for fault isolation and troubleshooting. 
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SECTION I I  
CM TELEMETRY UNIT 
SECTION i l  
PCM TELEMETRY UNIT 
\ 
2.1. I NTRODUCTION 
This section of the Nimbus B final report describes the PCM Telemetry Unit. This sec- 
tion includes a general description of the electrical model (designed and built under contract 
NAS 5-3787) and a block diagram level description of i t s  operational and functional character- 
istics. Following this i s  a discussion of certain design modifications incorporated into the 
electrical model in  the development of the prototype and fl ight models under this contract. 
2.2. NlMBUS B ELECTRICAL MODEL GENERAL DESCRIPTION 
The Nimbus B PCM Unit shown in  figure 7 accepts electrical inputs from various equip- 
ment in  the Nimbus B spacecraft, formats these inputs into PCM code, and routes them through 
the TME unit to the tape recorders for temporary storage or to transmitters for transmission to 
ground stations. The electrical inputs are both analog and digital. Analog inputs are converted 
to an equivalent 10-bit digital word. Individual digital inputs are correlated into a 7-bit word. 
The seven most significant bits of the converted analog words and digital words are combined 
with a word sync bit to form a standard 8 b i t  word. These 8-bit words are time multiplexed, 
converted to a split-phase, Mark 0 code, and routed to the TME unit. The three least signifi- 
cant bits of the analog code can be used for improved resolution of selected words. A simpli- 
fied block diagram of the PCM unit i s  presented i n  figure 8. 
The PCM unit format contains a total of 1000 time slots per data frame. A data frame 
consists of 16 subframes, each of which contains 62.5 8-bit words. A data frame is accumu- 
lated in  16 seconds. Of the 1000 8-bit time slots available per data frame, 40 are sync, 6 
are time code, 336 are utilized for 21 prime analog channels, 434 are subcommutated analog 
channels, 144 are utilized for 63 prime digital channels and 40 are utilized for 280 subcom- 
mutated digital channels. Prime channels are sampled once per second and subcommutated , 
channels are sampled once every 16 seconds. Seven digital channels comprise one time slot. 
Analog inputs are obtained from transducers supplying a voltage to a ramp-type analog- 
to-digital converter (coder) which converts the transducer voltage to an equivalent 10-bit 
digital word. Normally, the seven most significant bits (MSB) of the converted word are re- 
tained as the data and the three least significant bits (LSB) are either discarded or reinserted 
after the respective digital sample for increased resolution. One or more of the three least 
significant bits already coded can be inserted into a digital channel immediately following the 
analog channel for which increased resolution i s  desired. 
A word sync bit i s  added as the MSB of the 7-bit data word, thus making every analog 
and digital data word an eight-bit word. The difference between an analog and digital word 
i s  that the seven data bits of the analog word always present a digitized voltage while theseven 
data bits of the digital word can be seven different on/off functions. 
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The PCM unit follows a pre-established program that i s  hardwired into the unit. Thus, 
external interface determines which experiments are sampled as prime channels and which are 
subcommutated channels, as well as which experiments are analog and which are digital. 
Characteristic 
Size 
Weight 
Housing 
Design 
Finish 
A l l  input gates are designed fail-safe, meaning that their inputs are protected such 
that power surges cannot damage the gate except under extreme over-voltage conditions. In 
the event such an extreme condition does occur, the PCM unit i s  wired so that no more than 
eight data channels wi l l  be lost as the result of the failure of one input gate. 
Nimbus B PCM 
8" x 6" x 6-1/2" 
10-3/4 Ibs. 
Closed Box 
Electroless N ickel 
The PCM unit, except for the input gates and the prime data channel selectors, i s  
block redundant; i.e., there are two of every assembly in  the unit. These complete, yet 
separate, assemblies are designated PCM No. 1 (or A) and PCM No. 2 (or B). Only one 
PCM assembly operates at any given time; the operational selection i s  made from the ground 
station which commands PCM 1 or PCM 2 through a relay in  the TME unit. 
2.2.1. MAJOR PHYSICAL AND ELECTRICAL CHARACTERISTICS 
This paragraph outlines maior physical and electrical characteristics of the current 
improved Nimbus B PCM Unit. Descriptions cover physical dimensions of the unit and the 
mechanical and electrical packaging concepts employed in  i t s  manufacture. Printed-circuit 
card packaging, interconnecting, and reference designations are also described. In addition, 
electrical characteristics are tabulated describing functions and operating parameters of PCM 
signa Is. 
2.2.1.1. PHYSICAL CHARACTERISTICS. The mechanical packaging of the Nimbus B 
PCM utilizes a compression-packaged technique first proven on the Nimbus A and Telstar 
PCM telemetry systems. 
i s  effectively one mass, allowing a thin-walled lightweight housing design to be utilized. 
This housing design i s  possible because the walls of the unit are in tension only, while the 
bending moment i s  applied to the rigid ends of the housing. Weights of these end panels are 
I led 
In utilizing this technique, the electronics are integrated into what 
minimized, while rigidity i s  maintained by dril l ing holes in  the panel, which are then f 
with foam. The rigidity i s  enhanced in the Nimbus B unit by adding a bonded-on pane 
thus creating a "sandwich" structure, Characteristics of the Nimbus B system are shown 
I 
in 
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Table 1. PCM Mechanical and Packaging Characteristics (Continued) 
Characteristic 
Connectors 
Manufacturer 
Environment Protection 
Locking Device 
Pa c kag i ng Concept 
Printed Circuit Card Type 
In te rna I Connect ions 
Components 
I nterna I Packaging 
Structure 
Internal Vibration 
I so I at i on 
Compress ion - Loaded 
Component Packaging 
Nimbus B PCM 
Deutsch 
Standard 
Cylindrical 
Yes 
Ba yonet-lock 
2-sided/6 layer M / L  
Feed-through Bus 
Wires and Hard- 
wiring 
Discrete and Inte- 
grated Circuit 
Yes 
Yes 
Yes 
Modular and Planar 
2.2.1.1.1. MECHANICAL PACKAGING. The mechanical integrity of the system relies 
upon a preloaded electronics assembly (figure 9). Util izing this preloading technique, the 
electronics are integrated into what i s  effectively one mass, allowing a thin-walled, light- 
weight housing design to be utilized. This i s  possible since the walls of the housing are in 
tension only, while the bending moment is applied to the rigidized ends of the unit. 
This concept was implemented through the use of an internal electronics support 
structure, along with a separate system housing (figure 10). The electronics support structure 
consists of two aluminum pressure plates connected by six columns. The electronics assembly 
i s  placed into the support structure, and a hydraulic press i s  used to apply the required com- 
pressive load, Fiberglass and foam loading shims ensure that the desired loads and correct 
displacement are achieved simultaneously. 
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Figure 10. PCM Electronics, Housing, and Internal Structure 
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The electronics support structure provides for proper alignment of the card assem- 
blies and also maintains the preload on the electronics. This allows the electronics to be 
completely assembled before insertion into the housing. It also permits complete system test 
and operation prior to assembly in  the housing. 
The housing consists of two machined monolithic magnesium structures. These 
structures, when secured together i n  a "clamshell" manner and with the front panel in place, 
provide support and protection for the electronics. The housing weight i s  minimized by using 
0.040-inch walls wherever possible and through use of a rigid foam sandwich construction of 
the compression panels (ends of the housing). 
When the system i s  assembled, the internal loading structure i s  separated from 
the housing by strips of foam silicon rubber bonded to the inside of the housing compression 
panels. These strips are designed primarily to provide high frequency vibration isolation, but 
also provide resonance control by being located around the perimeter of the compression 
panels. By locating the rubber strips i n  this manner, each of the two structures i s  exposed 
only to those areas of minimum displacement of one another when at their respective resonances. 
This technique has resulted in a maximum amplification factor (Q) of approximately 3.0 when 
vibration tested to qualification levels sine - 10 g O-peak maximum, 20 to 2,000 cps; ran- 
and 12). Part of this can beattributed to the excellent damping characteristics of the rubber 
strips, which, being compressed to 35% of their free thickness, are in  a high stress condition 
and perform with a high degree of efficiency. The success of this packaging technique i s  
illustrated by the fact that there were only negligible differences between simultaneous readings 
taken at various locations in  the electronic stack during the testing. 
dom - 20 grms, 20 to 2,000 cps, 0.2 g 1 /cps spectral density) in  al l  three planes (figures 11 
To effectively compression-load the electronics, in which conventional and 
integrated circuit packages are mounted on the same cards, a common height denominator 
required for a l l  of the assemblies was accomplished through the use of formed foam shims that 
conform to the shape of the components on the cards. This also provided a flat surface against 
which the next card assembly was placed (figure 13). The shims were made using tool cards 
for each type of planar packaged card in the system. The tool cards utilized dummy compo- 
nents slightly larger than those in  the system to prevent loading on the actual system compo- 
nents. A sheet of thin latex rubber was stretched over the tool card and the card was placed 
in a mold. Foam was poured into the mold and cured. During the curing cycle, the foam 
expanded and conformed to the inside dimensions of the mold and, by stretching the rubber, 
assumed the contour of the tool card and its components. 
Since the rubber sheet i s  not affected by either the foam or the curing bake, 
the mold was easily separated from the tool card. 
The foam shim ismolded to the exact form factor and component layout of the partic- 
ticular tool card utilized and is, therefore, keyed as to card and placement in  the system. 
2.2.1.1.2. ELECTRONIC PACKAGING. A thorough evaluation of several approaches to 
packaging the PCM for minimum size and weight was performed early in the program. This 
study indicated that both planar and modular packaging techniques had to be employed to 
2-8 
MAXIMUM AMPLIFICATION FACTOR = 3.0 
5 10 20 50 100 200 500 1000 PO0 
FREQUENCY CPS 
56450-11 
Figure 1 1 .  Maximum Response Within PCM Unit to Qualification 
Level Random Vibration 
2 -9 
i 
i 
4 
1 
hr *- 
f 
TOTAL INPUT ACCELERATION: 20:O G,, 
TOTAL RESPONSE ACCELERATION: P8.7 G, 
.-0 
-10 
-20 
-30 
\ 
Y 
w 
m 
V 
- 
w 
n 
10 20 200 500 1000 2000 
FREQUENCY CPS 
56450-12 
I Figure 12. Maximum Response Within PCM Unit to Qualification 
Level Random Vibration 
2-1 0 
1 
.c 
d k 
. . . . a ,  
E 
72 
.- 
I 
s 
E 
8 
LL 
. 
- 
0 
0 
I- 
c9 .- 
E 
3 
Is) .- 
LL 
2-1 1 
meet the system size requirements. A breakup of the electronics by circuit function showed 
that the power supply, programmer, A/D converter, and output register/spl it-phase converter 
circuitry a l l  uti1 ized conventional discrete components, while the multiplexer, timing and se- 
quencer circuits utilized a combination of integrated circuits, microdiodes, and miniature 
resistors. 
2.2.1 .l .2.1 . 
the A/D converter, programmer, power supply, and output register circuits could be packaged 
in eight 2 x 2.68-inch welded cordwood modules. This i s  accomplished by positioning the com- 
ponents parallel to each other between, and normal to, two mylar sheets. The components are 
interconnected by resistance welding nickel ribbon to the leads (figure 14.) Following elec- 
trical test, the welded field i s  coated with a conformal layer of epoxy to prevent stress during 
the foam-in-place molding operation This molding i s  performed in cavities of accurate di- 
mensions to provide modules of consistent size for the compressive loading operation. 
Modular Packaging Technique. A study of the parts/unit count showed that 
The foamed modules are then mounted onto doublesided printed-circuit cards, 
having piated-through holes. The modules are secured to the card by soldering the module 
pins to the printed wiring pads on the opposite side of the card, thereby effecting the electrical 
interconnections. 
These card assemblies, part of the redundant portion of the multiplexer, are 
(ocated in two groups; one at each end of the card stack. Their reference designations, nomen- 
clature, and packaging technique are referenced in table 2 and illustrated in figure 15. 
Table 2. PCM Unit Card Assemblies and Reference Designators 
Reference 
Designat ion 
Card 
Nomenclature 
1Al 
1 A2 
1A3 
1 A4 
1 A5 
1 A6 
1 A7 
1A8 
1 A9 
Power Supply, A/D Converter Assembly 
Programmer Output Register/Spli t-Phase 
Converter 
Output Board 1A 
Output Board 1 1 A 
Submatrix Board A1 
Submatrix Board B1 
Submatrix Board A2 
Submatrix Board 82 
Prime Matrix Board 
Packaging 
Technique 
Cordwood Module 
Cordwood Module 
Planar 
Planar 
Planar 
Planar 
Planar 
Planar 
Planar 
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Figure 14. Cordwood Welded Modules (Before and After Encapsulation) 
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Table 2. PCM Unit Card Assemblies and Reference Designators (Continued) 
Reference 
Designation 
lAlO 
1 A l l  
1A12 
1A13 
1A14 
1A15 
1A16 
1A17 
Card 
Nomenclature 
Submatrix Board A3 
Submatrix Board 83 
Submatrix Board A4 
Submatrix Board 84 
Output Board 1B 
Output Board 11 B 
Programmer, Output Register/Split-Phase 
Converter 
Power Supply, A/O Converter Assemblies 
Packaging 
Technique 
Planar 
Planar 
Planar 
Planar 
Planar 
Planar 
Cordwood Module 
Cordwood Module 
2.2.1 . I  .2.2. The multiplexer, sequencers, and timing cir- 
cuits are composed of 708 flat-pack integrated circuit devices, 276 microzener and switching 
diodes, and 1,059 resistors and capacitors. The use of these various components i s  necessitated 
by the requirements that any single failure shall cause the loss of no more than eight channels 
of data. The majority of the resistors and diodes are utilized exclusively for the fault protec- 
tion function. 
Planar Packaging Technique. 
The large quantity of components, along with the variety of form factors, 
required that a low-volume, high-density packaging technique be utilized. It was found that 
this requirement could be met through the use of a planar packaging technique. The circuits 
are packaged on &layer multilayered, plated-through hole, printed-circuit cards, with inte- 
grated circuit, discrete, and microcomponents a l l  mounted on the same cards (figure 16). The 
capacitors and resistors are mounted parallel to the card, with leads bent at a 90-degree angle 
and inserted through the plated-through holes for soldering. The microdiodes and integrated 
circuit packages are mounted flat against the multilayered card. These devices are procured 
with pretinned flat ribbon leads, which are fluxed and placed on top of their interconnecting 
circuit lands on the card. Interconnection i s  then made through the use of a temperature/time 
cycle controlled resistance soldering technique (figure 17). 
A functional breakup of these circuits showed that i f  analog and digital channels 
were packaged on the same printed-circuit cards, a minimum number of different card types 
would be required. 
This breakup resulted in the following four types of card assemblies: 
a. Prime channel multiplexer card assembly 
2-1 5 
Figure 16. Planar Mounted Mult i  exer Card Assembly 
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Figure 17. Resistance Soldering of a Multiplexer Card Assembly 
2-17 
1 "  
1  
p" P 
t 1 
i ,4 
b. 
c. 
Subcommutated channel multiplexer card assemblies 
Multiplexer timing circuits card ussemblies 
d. Multiplexer output circuits card assemblies 
The prime channel multiplexer card assembly (hereafter referred to as the prime 
matrix card) contains a l l  of the channel gates for the 21-prime analog and the 63-prime digital 
channels. The functions on this card are nonredundant, but uti1 ize fail-safe circuit design, 
Thus, only one prime matrix card per PCM unit i s  required. 
The subcommutated channel multiplexer card assemblies (hereafter referred to as 
submatrix cards) contain a l l  of the subcommutated analog and digital gates on eight cards. Al l  of 
these cards are identical except that the top layer is reversed on four of the cards to simplify 
system assembly and wiring. The circuits on these cards are nonredundant, but uti l ize fail-safe 
circuit design to minimize the propagation of any failures that might occur. 
The multiplexer timing circuits card assemblies (hereafter referred to as output 
cards 1A and 1B) contain the timing generutor for the row, column and sequencer commands to 
operate the analog and digital multiplexer, along with circuits to generate timing commands for 
the sync, ID, and time code words, and the multiplexer readout commands. These cards are 
identical, with one card required for each PCM unit to provide block redundancy for these 
functions. 
The multiplexer output circuits card assemblies (hereafter referred to as output 
cards 2A and 26) contain the multiplexer output circuits and sync word generators, along with 
the ID, time code, and analog and digital gates. These cards are identical except for differences 
in two resistors and differences in zener diode values necessitated by the multiplexer timing. 
The locations, reference designations, and construction are listed in table 2, 
and illustrated in figure 15. 
2.2.1 . I  .2.3. 
system. The cordwood modules have two-sided cards with plated-through holes for mounting 
Printed-Circuit Cards. Two types of printed-circuit cards are utilized in the 
and interconnection, while the planar-packaged electronics have six-layer multilayered cards. 
To minimize checking and rework time of the multilayered card masters, and to 
provide a high confidence level for card correctness prior to fabrication, a digital computer 
was used for checking these cards. Two sets of input sheets were independently originated from 
the card detail drawings, one by engineering and one by drafting. These were then entered 
into the computer, and the readouts checked independently against the card wiring diagram. 
Following this, they were crosschecked against each other. In this manner, total errors (engi- 
neering and drafting) were held to 3 out of a total of 10,031 circuit lines, with no mistakes 
being attributed to errors in pad identity. 
All of the printed-circuit cards i n  the system utilized plated-through holes for 
interconnection between circuit layers. To comply with NASA specification NPC 200-4, re- 
dundant pads and jumper wires are also utilized for layer interconnection on the two-sided 
cards. Where this was not practical, such as with the multilayered cards, extensive quality 
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control tests (which exceed the requirements of the NPC standards) are performed on test coupons 
attached to each card. In addition, photomicrographs are taken of etched cross-sectioned plated- 
through holes on the coupon and are examined as a part of the inspection process prior to release 
of the cards to system assembly. 
2.2.1 .1 .2.4. 
channel capability and redundancy/faiI-safe provisions) required that a minimum volume, high 
Interconnections. The extreme density of the package (due to i t s  high 
capacity system be uti1 ized for card interconnections. 
In reviewing this requirement, it was determined that sufficient wiring pads were 
available to hard-wire the module cards together, since only 32 wires interconnected them, with 
an additional 23 wires from these two cards going to the external connectors. Since these two 
cards (which contained the power supply, programmer, A/D converter, and output register/spl it- 
phase converter modules) were connected directly to output cards 1 and 2 (which required a 
total of only 31 additional pads on both boards), it was decided that these would also be hard- 
wired together. This uti l ized 116 of the total 210 pads available on each of the module cards. 
Since the output type 1 and 2 cards had no wires going to an external connector, only 46 wires 
interconnected what thus became a four card group to the external connectors. 
The wiring of the multiplexer was a different situation altogether. Due to the 
functional circuit breakup, number of channels per card assembly, quantity of timing signals 
required, and similarity of card layouts, over 460 pads would be required for most of the cards 
to provide the necessary intraconnections within the multiplexer, notwithstanding the 798 pads 
required for the input signals. To alleviate this situation, a unique interconnection technique 
was utilized (figure 18). 
interconnections among the multiplexer cards are effected through the use of 
miniature spring sockets, manufactured by AMP, incorporated. These sockets are placed into 
the holes in  the printed-circuit cards and soldered onto their pads. The pads are oriented so 
that any interconnection from a pad on one card i s  directly in line with pads on other cards 
which must also be connected to this line. Solid bus wires are inserted through these sockets 
effecting electrical contact to a l l  cards where required. On cards where connection i s  not 
required, a nylon insulator i s  bonded in that hole, and the wire passes through this insulator 
without making contact with that card. 
This technique has many advantages. It eliminates the need for bused pads to 
connect wires which provide several boards with the same signal a (It reduced the requirement 
for 460 intraconnection pads per card to a maximum of 210.) I t  allows 0.885-inch diameter 
pads to be spaced on 0.100 by 0.150-inch centers. I t  allows closer spacing of card assemblies, 
since no additional space i s  required for any wiring harness. It provides the capability of 
minimizing crosstalk and noise problems on sensitive signal lines by separating them from power 
and other noise generating wires (sometimes diff icult to do with hard-wiring). Other advantages 
include savings in card layout time, simplified interconnection wire lists, elimination of 
potential damage to the printed-circuit cards from soldering and unsoldering of wires, and ease 
of system assembly and disassembly. The utilization of this interconnect method can be seen in 
Figure 19, which shows the PGM unit prior to mechanical assembly. 
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Figure 18. Bus Wire Interconnection Technique 
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2.2.1 .1  .2.5. The card assemblies are wired as functional groups 
with each group having independent connectors. This type of wiring i s  possible because of bus 
wire interconnections in the multiplexer and because the prime and submatrix card assemblies 
require direct connections only to their transducer inputs (figure 20). A l l  other inputs and out- 
puts must pass through the modular-packaged discrete component portion of the system. Thus, 
except for the transducer inputs, a l l  inputs are brought into the system through the module card 
assemblies, from which they are transferred to the output type 1 and 2 cards via point-to-point 
hard-wiring. From these cards, the signals are routed to the multiplexer card assemblies via 
the rigid wire interconnect system. The data i s  multiplexed and routed through rigid wires to 
the output circuit and module card assemblies where it i s  converted, properly sequenced, and 
applied to the output register/spl it-phase converter before transmission to the ground. Power 
System Assembly and Test. 
i s  routed from the power supply module in a similar manner. 
in table 3. 
This interconnection scheme allows the card assemblies to be wired as shown 
Table 3. PCM Unit Interconnection Scheme 
Reference 
Design 
1Al 
1 A2 
1 A3 
1 A4 
1 A5 
1A7 
1 A8 
1 A9 
l A l O  
1 A l l  
1A12 
1A13 
1A14 
Card Assembly 
Group No. 
SA-1 
SA-1 
SA-1 
SA-2 
SA-2 
SA-3 
SA-3 
SA-4 
SA-5 
SA-5 
SA-6 
SA-6 
SA-7 
No. of Connectors/ 
Card Assembly Group 
1 
1 
1 
3 
3 
3 
3 
1 
3 
3 
3 
3 
1 
Cards in  Group 
Power Supply, A/D Con- 
verter 
Programmer, Output Register, 
Spli t-Phase Converter 
Output Board 1 A 
Submatrix Board A1 
Submatrix Board B1 
Submatrix Board A2 
Submatrix Board B2 
Prime Matrix Board 
Submatrix Board A3 
Submatrix Board B3 
Submatrix Board A4 
Submatrix Board 84 
Output Board 11A 
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3 a 
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MATRIX PRIME MATRIX 
PRIME MATRIX 
SUB MATRIX 
OUTPUT CIRCUITS 
DISCRETE CIRCUITS 
OUTPUT'REG'ISTER/SPLIT q$ 
CHANNEL GATES 8 SEQUENCERS 
CHANNEL GATES 8 SEQlJkNCERS 
TIMING CIRCUITS (L SEPUENCERS 
CODERS P/S PROGRAMMER 
CONVERTER 
OTHER TME PWR CLOCK 
SPACECRAFT SOURCE 
EQUIPMENT 
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Figure 20. Nimbus PCM Telemetry Unit Functional/Packaging Block Diagmm 
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Table 3 e PCM Unit interconnection Scheme (Continued) 
Programmer, Output Regis- 
ter/Spli t-Phase Converter 
Power Supply, A/D Con- 
I I I J 
Each group of card assemblies i s  wired to their appropriate connectors in special 
fixtures (figure 21). The fixtures are designed so that card assemblies and connectors are located 
relative to each other in the unit, thereby eliminating excessive wire loops and unnecessary 
strain on the wires and solder joints. 
The system is then assembled in i t s  electrical test fixture for preliminary check- 
out. The card groups, with their respective connector panels, are removed and secured in the 
system test fixture (figure 22). Electrical contacts connected to jumper wires are then inserted 
into the AMP sockets to effect electrical interconnection to the cards of the multiplexer. The 
front panel connectors are mated to cables from the test set, which simulates the spacecraft 
electrical interfaces. 
The complete PCM unit consists of one prime matrix card assembly (nonredundant), 
four submatrix A and 6 card assemblies (identical but nonredundant), two output type 1 card 
assemblies (redundant), two output type 2 card assemblies (essentially identical), two programmer- 
power supply card assemblies (redundant), and two A/D converter-output register/spl it-phase 
converter card assemblies. (Refer to table 3.) 
The system i s  tested by stringing the card assemblies in a holding fixture in a 
spread-out configuration (figure 23). Following successful completion of testing in this con- 
figuration, the system is compressed down to i t s  ultimate operating configuration, placed in the 
internal support structure, and tested again. Upon successful completion of this testing, the 
proper preload i s  applied to the electronics, which i s  then loaded in the housing and forwarded 
to formal Acceptance Testing. 
2.2.1 .1 .2.6. The system i s  repairable to the individual 
component or integrated circuit. Two levels of maintenance have been considered for the sys- 
tem; maintenance at f ield and at depot repair levels. Troubleshooting may not be practical 
under certain conditions; therefore, the housing i s  designed to be easily removed and replaced in 
the spacecraft without special tools or equipment, 
Maintainability and Repairability. 
At  the repair depot, the electronics can easily be removed from the housing 
through use of a hydraulic press. Standard repair procedures are used for removal and replace- 
ment of the foamed modules from their card assemblies, and removal of the potting foam and 
components from the defective module e Component replacement on the planar packaged card 
2-24 
Figure 21. Functianul Assembly in Wiring Fixture and Location in PCM Unit 
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Figure 23. System Test Fixtures 
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assemblies can be effected by removing the malfunctioning card group from the system. This 
i s  accomplished by removing the bus wires from the mu1 tiplexer card stack and by removing the 
associated connector(s) from the front panel. Repair at the card level is accomplished by re- 
moving the foam shim from the card, unsoldering the defective component, and soldering the 
replacement component onto the card. 
2.2.1 .2. 
primary electrical characteristics of the PCM unit. 
ELECTRICAL CHARACTERISTICS. Table 4 contains a listing and summation of the 
Table 4. PCM Electrical Characteristics 
Function 
Power Consumption 
Digital Input ZERO 
Digital Input ONE 
Analog Transducer Input Voltage Range 
B i t  Rate 
Sync Words 
DC Voltage Input 
Overload Range (Analog and Digital) 
Output Modulation Type 
Analog Source Impedance 
Ana I og Input Impedance 
Operating 
Nonoperating 
Prime Sample Rate 
Subcommutated Sample Rate 
Character istics/Parameter 
1 .6 watts nominal 
0 volt to -1 volt 
-5 volts to -10 volts 
0 to -6.4 volts dc ful l  scale 
500 cps 
Words one, two and 62.5 in 
every subframe 
-24.5 volts k2% (Survive to 
-35V one orbit) 
Survive +0.5 volt dc to -24.5 
volts dc 
Spl it-phase , mark 0 
3.3K ohms for zt0.4% accuracy 
One megohm during sample, 
>lo megohms with channel off 
>10 megohms 
1 sample per second 
Once every 16 seconds 
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Table 4, PCM Electrical Characteristics (Continued) 
I 21 Prime Analog 
63 Prime Digital 
434 Subcom Analog 
280 Subcom Digital 
I 1 Time Code 
Function 1 Characteristics/Parameter I 
Digital Input Impedance 
0 perat ing 
Nonoperating 
Analog Sample Aperture Time 
Channel Allotment 
500K ohms during sample, 
>10 megohms with channel off 
>10 megohms 
1 70 rt30 microseconds 
2.2.2. FUNCTIONAL BLOCK DIAGRAM DISCUSSION 
2.2.2.1. 
system level and then followed by general subsystem descriptions. The overall system discussion 
describes PCM unit operating principles with reference to the detailed block diagram illustrated 
in figure 24. Subsystem descriptions are oriented to the following subsystems contained in the 
PCM unit: 
GENERAL. The functional description of the PCM unit i s  init ially discussed on a 
a. Programmer 
b. Multiplexer 
c . Anaiog-to-digital converter (coder) 
d. Output shift register and spl it-phase converter 
e. Power supply 
2.2.2.2. 
block diagram, figure 24, performs four distinct functions: 
OVERALL PCM UNIT OPERATING PRINCIPLES. The PCM unit, illustrated in 
a. Accepts al l  data inputs 
b. Formats al l  digital inputs into 7-bit data words, where each bi t  represents a 
different item of information 
c. Converts a l l  analog transducer inputs to an equivalent binary code and formats 
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the converted analog inputs into 7-bit data words 
d 
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d. 
serial outputs to the TME 
Formats data words, time code, and sync words into spl it-phase, Mark 0, 
Data inputs to the PCM unit constitute 455 analog, and 343 digital signals sampled 
in the Nimbus B spacecraft. The measurands, analog and digital, are applied through their 
respective nonredundant mu1 tiplexers into dual-redundant analog or digital sequencer gates. 
Analog sequence outputs are applied to their respective analog-to-digital converters where 
a l l  analog data words are coded to an accuracy of 10-binary bits. After conversion, three 
LSB's of every word are discarded, resulting in the 7-bit data word. One sync bit i s  added to 
every output word to aid ground stations in the decommutating process; thus, every output word 
contains eight binary digits. Under certain conditions it i s  possible to retain up to 10 bits of 
the coded analog word, however, up to three data bits of the following digital word wi l l  be 
lost. A l l  digital and analog inputs are handled in  the same manner after the analog inputs are 
coded. After coding, the digital sequencers are applied to the digital data control gates for 
final formatting. Format timing and time-code and sync information insertion i s  controlled by 
two programmers. The data control gates accept the digital inputs, Nimbus C time codes, and 
sync information and inject it into preassigned words at the proper place. (Detailed 
descriptions of the complete format and relative time and sync code positions within the 16 
subframes are provided in the PCM Unit Instruction Manual .) 
Sync information i s  an internally generated 16-bit subframe sync code and 4-bit 
subframe identification (SFID) code. This sync information together with Nimbus clock time 
code information i s  inserted into unique locations within the data format. Data format i s  
contained in a maior frame of 16-second duration. Each maior frame i s  composed of 16 subframes 
(1 subframe per second) containing 62.5 eight-bit words (7 data bits and 1 sync bit) each. 
Figure 25 depicts the arrangement of sync and subframe ID words and the bit arrangement of 
analog, digital, and time-code words. 
Part "a" of figure 25 shows the 20-bit combined sync and subframe ID word contained 
in words 62.5, 1, and 2 of two consecutive subframes. The 16 bits of fixed sync are prepro- 
grammed and remain constant to obtain data synchronization through pattern recognition 16 
times each maior frame. The four-bit SFID pattern i s  a continuously changing binary code that 
ensures synchronization and provides identification through a unique pattern generated for each 
of the 16 subframes contained in a maior frame. 
Part "b" shows the bit arrangement of typical 8-bit analog and digital words. Analog 
words are converted to binarily-weighted 7-bit words containing 1 sync bit as shown in the 
figure. Digital words contain seven bits of digital data plus the 1 sync bit. 
Part "c" depicts the bit arrangement of a typical 10-bit analog word. Analog 
signals are coded to 10-bit wurds, but three bits are dropped after coding. However, the three 
bits dropped can be reinserted into the data for higher resolution under certain circumstances. 
Time codes are shown in part I'd" of the illustration with their relative position in subframe 
No. 1. 
The formatted data output of the digital data control gates i s  amplified and applied 
to dual redundant output registers and split-phase converters. The output register i s  a parallel- 
to-serial converter that accepts 8-parallel read-in data bits from the data control circuits and ' 
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serially shifts the data out as an NRZ code at a 500 cps bit rate to the split-phase converter. 
The NRZ i s  then converted to spl it-phase Mark 0 code and applied to the TME unit for real- 
time transmission, or to two RME tape recorders for storage and later transmission. 
2.2.2.3 PROGRAMMER GENERAL DESCRIPTION. The PCM unit contains two block- 
redundant programmers and only one programmer operates at a time. Each programmer comprises 
three functional modules designated No. 1, 2, and 3. The electrical interfaces shown in figure 
26 and described in the following paragraphs are applicable to either programmer, although 
some functions performed are normally not considered to be a part of the programmer. A 
simplified logic diagram of the programmer i s  shown in figure 27. The maior circuits in module 
No. 1 are: 
a. 
b. 
C .  
d. 
8:l B i t  counter 
Multiplexer timing circuits 
15-microsecond strobe command generator 
Coder command circuits 
The major circuits in module No. 2 are: 
a. Time-code gating and storage circuits 
b. 1/16-pps pulse generator 
c. l-cps reset circuit 
Module Nos. 2 and 3 contain monitoring circuits. In addition, module No. 3 contains 
the circuits listed below: 
a. 
b. 
C .  
d. 
Multiplexer clamp circuit 
Bench test equipment command circuit 
Subframe ID buffers 
Coder 3-bit buffer storage 
The programmer does not contain an internal clock, but relies on the Nimbus C 
clock for proper operation. The 500-cps bit  rate from the Nimbus C clock i s  applied to the 
8:l bit, 62.5:l word, and 16:l subframe counters that generate a l l  PCM system timing commands. 
The l-cps clock input synchronizes the programmer with the Nimbus C clock so time codes can 
be placed properly in subframe 1 of the output format. The programmer also generates five 
maior frame pulses that are 250 microseconds wide and occur once every 16 seconds in phase 
with bit 1, word 1, and subframe 1, referred to the input. 
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Figure 26. Programmer Interface Diagram 
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2.2.2.4 MULTIPLEXER GENERAL DESCRIPTION. The multiplexer accepts analog and digital 
inputs from other satellite equipment, and using two coders, processes the inputs into &bit 
parallel words that are supplied to the output shift registers. The multiplexer handles 21 prime 
analog inputs, 434 subcommutated analog inputs, 63 prime digital inputs, 280 subcommutated 
digital inputs, a time code, a sync word and an ID count. Analog inputs have a voltage from 
0 to -6.4 volts. Digital inputs are: binary zero = 0 to -1 volt, binary one = -5 to -10 volts. 
Unlike other components of the PCM system, the multiplexer input gates are not block redundant; 
however, the sequencers, timing, and output circuits are. 
Functionally, the multiplexer consists of a prime matrix, a prime analog multiplexer, 
a prime digital multiplexer, a subcommutation (subcom) matrix, a subcom analog multiplexer, 
a subcom digital multiplexer, two output circuits and two timing circuits as shown in figure 28. 
Since the prime analog, prime digital, subcom analog and subcom digital multiplexers are 
nonredundant, these elements are active regardless whether PCM 1 or 2 i s  being used. However, 
timing circuits and output circuits are block redundant and active only when a corresponding 
PCM i s  selected. I f  PCM 1 i s  selected, the multiplexer receives timing from the "A" timing 
circuits. The analog portion of the multiplexer supplies outputs to coder No. 1 and this unit, 
in  turn, supplies digital outputs to the A output circuits. Similarly, i f PCM 2 i s  selected, the 
"B" timing circuits, coder No. 2, and the B output circuits are used with the multiplexer. 
For an example of multiplexer operation, assume that PCM 1 is being used. Further, 
assume that a prime analog input i s  to be sampled. For these conditions, the A timing circuits 
supply the prime matrix with row and column commands that activate a prime analog multiplexer 
gate for 200 microseconds. In coincidence, a series multiplexer gate i s  activated by a 
sequencer command and coder No. 1 i s  activated by an encode command. As a result, the 
prime analog input is passed by the prime analog multiplexer and is stored in coder No. 1. 
During the interval that follows coder No. 1 converts the prime analog into its equivalent 
binary value and supplies the resulting binary word to the A output circuits. I f  prime analog 
input was not an overvoltage (-6.4 volts or greater), coder No. 1 enables the A timing circuits 
to provide an analog detection pulse (ADP). This pulse causes the A output circuits to gate 
the binary word from coder No. 1 to output shift register No. 1 . If, however, the prime 
analog input was -6.4 volts or greater, coder No. 1 supplies the A timing circuits with an 
overvoltage signal. This signal causes the timing circuits to generate a digital detection pulse 
(DDP) that i s  supplied to the A output circuits. As a result of this input, the output circuits 
ignore the coder input, and strobe the prime digital multiplexer output. Since the digital 
multiplexer was not active for the prime analog input this condition results in  the gating of a l l  
ones (full-scale indication) to the output shift register No. 1 a 
Similar operations are performed on subcommutated analog inputs. However, a 
subcom matrix i s  used and three multiplexer gates are used in  series between the analog input 
and the coder instead of the two used for prime analog inputs. Digital inputs are processed 
somewhat differently since the inputs do not have to be encoded. Processing of digital inputs 
i s  similar to that for analog overvoltage. For every digital input word (7 bits) there i s  an 
analog input gate connected to -15 volts (overvoltage). The analog gates and the digital 
multiplexer gates have a common matrix. Thus, when a digital or analog input i s  multiplexed, 
both the analog and digital gates are strobed. As a result an analog multiplexer gate supplies 
the overvoltage input to a coder. The coder, in turn, converts the overvoltage to i t s  binary 
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equivalent (full count of 1023) and supplies an overvoltage signal to the active timing circuits. 
This signal causes the timing circuits to provide a DDP output to the active output circuits. As 
a result of this input, the active output circuits strobe the digital multiplexer output. Since a 
digital multiplexer gate was activated by the common matrix, the digital input i s  gated to the 
output shift register. This method of processing digital inputs permits maximum flexibil i ty for 
interchanging digital and analog inputs. For example, digital inputs can be changed to analog 
inputs by removing the interconnection between the digital multiplexer gates and the common 
matrix and connecting the analog multiplexer gate input to the analog source instead of -15 
volts. Similarly, analog sampling for a given channel can be changed to digital sampling by 
connecting the analog multiplexer gate to -15 volts and interconnecting a digital multiplexer 
gate to the common matrix. 
2.2.2.5. ANALOG-TO-DIGITAL CONVERTER (CODER) GENERAL DESCRIPTION. The coder 
i s  a precision, ramp-type coder that converts analog inputs, having a range from 0 to -6.4 volts 
ful l  scale, into 10-bit binary words. The coder provides a resolution of 1 part in 1024, however 
only seven bits (1 part in 128) are hardwired to the digital multiplexer. The other three bits 
can be individually selected to provide 8-bit resolution (1 part in 256) 9-bit resolution (1 part 
in 512) or 10-bit resolution (1 part in 1024). However, digital channel usage i s  reduced 
whenever a resolution of greater than seven bits i s  selected because the additional bits must 
occupy bit positions of words normally used for digital channels. Thus, with this requirement, 
increased resolution for analog channels is possible only when the analog channel word 
immediately precedes a digital channel word. 
The coder, upon command by the programmer, accepts an analog input from the 
Pulse Amplitude Modulation (PAM) bus and stores the analog input in a capacitor store circuit. 
The operation i s  commonly called a sample and hold operation. The capacitor i s  then discharged 
at a controlled linear rate. A level detector, connected to the capacitor circuit, monitors the 
charge remaining on the capacitor, and until this charge decreases to zero volts, a 500-kc 
oscillator steps a 10-stage binary counter. Thus, the count recorded in the counter i s  represen- 
tative of the analog input within the l im i ts  of resolution. However, there i s  one exception to 
this basic operation. Since a full-scale analog voltage (-6.4 volts) i s  the equivalent of a full 
count (1023), a voltage greater than full scale would cause the counter to recycle and provide 
an erroneous count. To prevent this from occuring for overvoltage inputs, counter stepping i s  
inhibited and the charge remaining on the storage capacitor i s  ignored whenever a ful l  count i s  
reached. The coding of analog inputs from the PAM bus i s  termed an encode cycle. The 
coder performs an encode cycle for each analog sample in the PCM format. To compensate for 
temperature changes and circuit aging, the coder also performs calibrate cycles. In these 
cycles, a precision voltage, representing a full-scale input, i s  encoded. If the resulting count 
i s  less than or greater than that of a full scale voltage, a compensating circuit adjusts the 
encoding circuits accordingly. Three calibrate cycles are performed for each encode cycle 
to ensure precision operation under various operating conditions. 
When digital inputs are sampled, the PAM bus i s  switched to -15 volts i .e., for 
every digital word there i s  a multiplexer gate whose input i s  connected to -15 volts. Thus, 
the coder is forced to code an overvoltage. As a result, the coder records a full count and 
supplies an overvoltage command to the final sequencers that causes readout from the digital 
multiplexer rather than from the coder. The overvoltage command not only controls multiplexer - 
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readout, but i s  also supplied to output boards Nos. I A  and B to generate an output that con- 
trols the BTE for the automatic, all-channel test mode. This output also controls the coder 
3 LSB storage register located in programmer module 1 and 2. 
A simplified block diagram of the analog coder i s  presented in figure 29. For an 
example of coder operation, assume that an encode cycle i s  to be performed. For the encode 
cycle, the programmer supplies the coder with an encode command. This command initiates 
three operations for sampling an analog input, (1) sets the code/caIibrate control flip-flop, 
(2) it closes the M O S  gate for connecting the P A M  input to the buffer amplifier and, (3) triggers 
the 170-microsecond monostable multivibrator via the sample initiate gate. The coder/cali- 
brate control flip-flop, in turn, disables the calibration (-t) and calibration (-) gates to pre- 
vent calibration correction during the encode cycle. In addition, the flip-flop causes the 
code/caIibrate gate to supply an enable level to the bit  counter gate. 
When triggered by the encode command, the 40-microsecond half shot resets the 
10-stage binary counter that stores the binary equivalent of the analog input, and the 170- 
microsecond monostable initiates the final control function for the sample and hold operation. 
For this control function, the 170-microsecond output i s  appl ied (in normal and inverted form) to 
the start/stop flip-flopwhere it i s  phase-locked with 500-kc from the 500-kc astable oscillator 
circuit (1 -megacycleoscillatorand 2:l reduction counter). Thissynchronization operation i s  
necessary to ensure that the same time interval isallotted for storing the analog voltage each encode 
time and that stepping of the 10-stage counter starts on the correct phase when the encoding 1 
process i s  begun. As a result of coincident edges of these inputs, the start/stop control flip- 
flop sets and provides a disable level to the bit counter gate. This prevents triggering of the 
10-stage counter during storing of the analog voltage. The start/stop control flip-flop also 
closes switches (gating diodes) in the buffer amplifier circuit to enable storing of the analog 
voltage . 
During the interval that follows, the MOS gate and buffer amplifier enable charging 
of the ramp capacitor to the analog voltage on the P A M  bus. This process continues until the 
170-microsecond pulse i s  terminated. With the next correct phase of the 500-kc input to the 
start/stop control flip-flop after the 170-microsecond pulse i s  terminated, the start/stop flip- 
flop changes states. This action opens the buffer amplifier switches and isolates the PAM bus 
input from the ramp capacitor. Concurrently, the start/stop control flip-flop supplies an enable 
level to the bit counter gate. 
In coincidence with enabling of the bit counter gate, the ramp capacitor begins 
discharging through the constant current source at a precise linear rate; this rate i s  approxi- 
mately 3.128 millivolts per microsecond. Thus, for each cycle of the 500-kc squarewave (2 
microseconds) the ramp capacitor discharges the equivalent of one bit. As long as the ramp 
capacitor voltage i s  greater than zero, the zero level detector causes the code/calibrate gate 
to condition the bit counter gate for pclssing the 500 kc. When ramp capacitor voltage de- 
creases to zero, the zero level detector disables the bit counter gate by disabling the code/ 
calibrate gate. If an overvoltage (greater than 6.4 volts) was not encoded, the seven MSB's 
of the count are transferred to the output shift register via the digital multiplexer. The three 
LSB's of the count are supplied to the programmer. These bits, i f  used, are patched at con- 
nector J1 or J13 from a 3-stage register located in programmer module 3 and inserted in the 
2-39 
I 
first three bit slots of the next word. I f  an overvoltage i s  encoded, the 10-stage counter 
reaches its full count (1023) before the zero level detector disables the bit counter gate. To 
prevent counter recycling, the full count i s  decoded and inhibits the 500-kc squarewave at 
the bit  counter gate. The decoded full count (overvoltage command) i s  also routed to output 
board 1; (A or 8) where it causes digital inputs to be used instead of using the count in the 
1 O-stage counter. 
For a calibrate cycle, the programmer supplies the coder with a calibrate command. 
Like the encode command, the calibrate command activates the code/calibrate control flip- 
flop. However, for a calibrate operation, the flip-flop enables the calibration (+) and calibra- 
tion (-) gates. The calibrate command also enables a MOS gate that provides the precision 
reference voltage (full scale voltage of -6.4 volts) to the buffer amplifier input. In coinci- 
dence with this action, the calibrate command triggers the 170-microsecond monostable mul- 
tivibrator. The action that follows i s  the same as that for an encode cycle. That is, the 170- 
microsecond pulse and 500-kc squarewave trigger the start/stop flip-flop which, in turn, 
closes the buffer amplifier switches to store the precision voltage on the ramp capacitor. When 
the sample and hold operation is completed, the ramp capacitor discharges the precision volt- 
age through the constant-current source. Again, the bit counter gate passes the 500-kc 
squarewave as long as the ramp capacitor voltage is greater than zero or a full count i s  not 
recorded. If the 10-stage counter reaches a fu l l  count before the zero level detector reaches 
a zero level (indicative of a slow discharge rate), the calibrate (-) gate provides a correction 
signal to the constant-current source until a full count i s  reached. Similarly, i f  the zero level 
detector detects a zero level before a ful l  count i s  reached (indicative of a fast discharge rate), 
the calibration (+) gate provides a correction signal to the constant-current source until a full 
count i s  reached. Thus, the constant-current source receives a correction signal that i s  pro- 
portional to difference between zero level detection and ful l  count detection. These correc- 
tion signals adjust the rate of ramp capacitor discharge to compensate for circuit aging and 
temperature variations. Except during power turn-on, the coder calibrate cycle supplies the 
ful l  correction current in only one cycle. During power turn-on, several cycles are required 
to charge the ramp capacitor. Since normal operation provides three calibrate cycles per 
encode cycle, the desired accuracy i s  achieved for a l l  conditions. 
The coder consists of three modules designated coder module 1, 2, and 3. Coder 1 
module 1 containing the analog circuits is termed the analog module. Coder modules 2 and 3 
are both digital modules. 
2.2.2.6. OUTPUT REGISTER AND SPLIT-PHASE CONVERTER GENERAL DESCRlPTiON, 
The output register and NRZ-to-split-phase converter are located in one module. Because 
block redundancy i s  employed (two modules in each PCM unit), only one module i s  described. 
This module i s  illustrated in the simplified logic diagram, figure 30. 
The shift register receives eight parallel read-in data bits from the digital multi- 
plexer and a 15-microsecond load strobe from the programmer. After the data has been loaded 
by the 15-microsecond strobe, the shift line serially shif ts the data out as NRZ code at a 500- 
cps bit rate. The NRZ code i s  then converted to split-phase Mark 0 such that a continuous 
series of binary ONE'S appearsasa squarewave at bit rate, and a continuous series of binary 
ZERO'S appears as a squarewave at one half the bit rate. The binary ZERO bits in the output 
2-41 
8-BIT INPUT FROM MULTIPLEXER GPA’S 
15-pSEC WORD 
RATE STROBE 
i 
d 
500 CPS 
FROM CLOCK 
500 CPS 
INV. 
500 CPS 
# 1  
h g2-2 
58578 
Figure 30. Programmer Output Shift Register/Split - Phase Converter, Simplified 
Block Diagram 
2 -42 
are phase shifted while the binary ONE bits are not. A transition occurs in the middle of a l l  
bits (binary ONE'S or ZERO'S) and a transition occurs at the beginning of a l l  binary ONE'S. 
The split-phase converter output i s  applied to three output drivers. One driver 
routes the real-time PCM data to the TME unit; the other drivers each supply two outputs that 
provide two phases of the output data to the two record amplifiers in the TME unit. The two 
record amplifiers are driven in parallel through separate isolation resistors so that shorting of 
one output line does not affect the data to the second recorder. In addition, the five output 
lines are connected to the five output lines of the other output register module to achieve 
block redundancy while using one set of output wires. To provide fail-safe operation in the 
event of a single failure, resistors are used as protection for the record amplifier signals, while 
a diode protects the PCM unit real-time driver. 
The output register and split-phase converter module also contains the 500-cps 
buffer amplifier for CY500 from the Nimbus C clock. This buffer amplifier produces both 
phases of the 500-cps signal, with one phase operating the countdown flip-flops and shift 
register. Both phases are used for logic gating commands to the programmer and to generate 
the spl it-phase code. 
2.2.2.7. POWER SUPPLY GENERAL DESCRIPTION 
The power supply consists of an input voltage regulator, a dc chopper and sat- 
urable transformer, and diode rectifiers with output filtering for the various output dc 
voltages. The dc chopper and saturable transformer perform a function comparable to a 
conventional vibrator and power transformer. There are two block redundant power supplies 
in the PCM unit. These supplies are contained in one brass-covered module designated 
1A17. Figure 31 illustrates a simplified block diagram of one power Supply unit. 
Negative voltage operating power from the Nimbus B power supply of -24.5 vdc 
52% i s  applied through CR2 to the voltage regulator and chopper networks. (Diode CR2 
provides reverse polarity circuit protection .) The input voltage into the chopper i s  converted 
to ac voltages that are conventionallyrectifiedandfiltered to produce isolated dc outputs. 
The input voltage provides a reference voltage through CR3 to one side of 
differential amplifier Q3. The voltage input into the other side of the amplifier represents 
a sampling of the output across the high side of the series regulator. This sampling voltage 
i s  compared against the reference voltage by Q3 and an error voltage i s  generated if the 
input voltage i s  other than -24.5 vdc. The error voltage i s  amplified by Q1 and applied to 
the series regulator as a correcting voltage. This action results in a substantially constant 
voltage between the chopper input and the high side of the series regulator. The RFI filter 
shown in the diagram i s  used to suppress transient voltages. 
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2.3. NIMBUS B QUALIFICATION AND FLIGHT MODEL MODIFICATIONS AND COMPO- 
NENT DIFFERENCES 
This section describes the specific modifications and product improvements to the Nimbus 
6 Study PCM Unit accomplished under this contract. Several modifications and product improve- 
ments were inherent in the Nimbus 6 Study PGM Unit and certain modifications were required as 
a result of problem areas that were discovered during testing of the Qualification and Flight 
Models. Modifications were accomplished in  the areas of electrical design, electrical and 
mechanical packaging, and in  the area of component differences between the Qualification 
and Flight Models with specific reference to the problem of the MOSFET device failures en- 
countered during testing. Discussions of the details of these modifications and product improve- 
ments, including their background, are given in the following subparagraphs. 
2.3.1. ELECTRICAL DESIGN CONSIDERATIONS 
The Nimbus Study PCM Unit was fabricated "as is" for the Nimbus 6 program. How- 
ever, several product-improvement changes have been incorporated: one in the multiplexer, 
four in the coder, and one in the shift register and split-phase converter. These changes are 
as follows: 
a. MOSFET multiplexer switch body bias circuit was changed from the Zener diode 
in the Study PCM to an RC network in  the Nimbus 6 PCM. 
b. The PAM line into the coder from the multiplexer i s  direct in the Study PCM; an 
additional MOSFET switch has been added into the PAM l ine i n  the Nimbus B PCM. 
c. The coder ramp 10-stage counter in the Nimbus B PCM i s  reset by a slow, high 
voltage transistor to alleviate a voltage-over-stress Condition encountered in the Study PCM 
counter-reset transistor. Reset timing has also been modified in Nimbus 6 to compensate for 
the slower transistor used. 
d. Outputs from the coder seven-stage counter to the digital multiplexer were fed 
through diode-resistor isolation circuits in the Study PCM. These circuits were thought to be 
unnecessary for Nimbus B and were not included in  the original hardware. However, the iao- 
lation circuits s t i l l  proved necessary and were added to Nimbus 6. 
e. During thermal cycling, random bit dropout occurred in the output shift register 
and split-phase converter due to improper loading and out-of-tolerance supply voltages. Many 
circuit design changes have been incorporated to alleviate this condition. 
2.3.1.1. MULTIPLEXER MOSFET BODY BIAS CHANGE. The multiplexer MOSFET-body bias 
circuitry presented a noise problem that was discovered early in the Nimbus Program. Feedback 
noise pulses were encountered at the input transducers when MOSFET gates were turned "ON". 
This condition was caused by a negative pulse being capacitively coupled from gate to body when 
the gate was strobed ON (from +5 volts to -26 volts). The pulse caused the source-to-body 
junction to be forward-biased and the MOSFET gate functioned as a capacitor multiplier. A 
negative pulse, from 1 to 2 volts in amplitude and about 1/2 microsecond in duration, appeared 
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at the source terminal. In this case, the pulse at the source terminal i s  smaller in amplitude 
because the gate-to-body capacitance i s  small (2 to 3 picofarads). 
By returning the MOSFET body directly to ground, the feedback capacity would be 
minimum (approximately 2 picofarads), and the feedback noise caused by the switching time 
transitions would be minimized. However, this solution for the problem of feedback noise to 
the transducer could not be effected due to the input +0.5-volt fault requirement as well as the 
fail-safe design criteria. A 100-K ohm resistor to +6 volts was installed in  the body leads of 
a l l  MOSFET gate flat packs, but this allowed the MOSFET to operate as a capacity amplifier 
when the gate lead was suddenly switched to the negative supply that enabled the gate. This 
capacity allowed a negative voltage noise spike of 4 to 8 volts to appear at the input trans- 
ducer. The ultimate solution to the feedback problem would be to place a capacitor across 
the resistor in the body leak, thus creating an RC network. However, since the Study PCM 
had been completely fabricated at the time, the desired f ix (an RC network) would not physically 
f i t  on the multilayer cards; in addition, the capacitors were not available to meet delivery 
requirements. As an alternate solution the resistors to the +6 volts were replaced with &volt 
Zener diodes connected to PSC in the Study PCM because they would f i t  physically and were 
readily available. 
Nimbus B multilayer cards were modified to permit use of the desired RC network. 
The net result i s  less noise feedback into the Nimbus B BCM transducer circuits than in  the 
Nimbus Study PCM. The use of an RC network between the body terminal of the MOSFET gate 
and +6 volts provides the required positive overvoltage protection and also provides a low imped- 
ance reference point for the body. The RC network was chosen as the best solution to the 
problem, with the addition of several capacitors being the only drawback. An analysis of the 
RC network is contained in  the following paragraph%* 
The RC network should contain a resistance large enough so that, i f  the body ter- 
minal shorts to another element in the gate, the increased load on the +volt power supply 
would be negligible. This value of resistance was determined to be lOOK ohms. As shown in 
figure 32, the minimum time between MOSFET gate duty cycle pulses i s  2.8 milliseconds. The 
value of C1 must be chosen such that T = 5RC i s  less than 2.8 milliseconds, and such that the 
body terminal of the MOSFET gate never goes below ground. The MOSFET gate specification 
states that the maximum capacitance between the drain terminal and a l l  0the.r elements of the 
gate i s  2 picofarads. The maximum capacitance between the gate terminal and a l l  other ele- 
ments of the gate is 3 picofarads. Since each flatpack contains five gates, the total capaci- 
tance i s  10 and 15 picofarads for these two cases. Using the worst-case capacitance of 15 
picofarads for C2 (figure 32) ,  C1 should be no less than 65 picofarads to keep the body terminal 
of the MOSFET gate above ground. To ensure that the body terminal stays above ground (over 
temperature range, etc.), a value of 470 picofarads was chosen for C1. With T = 5RC using a 
470-picofarad capacitor and a 100 K ohm resistor, a time of 235 microseconds i s  obtained, 
which is  well within the 2.8 milliseconds allotted for recovery time of C2. 
The final solution to feedback noise problems provides for connection of the selected 
RC network in  a l l  body connections of a l l  MOSFET flatpacks for both the analog and digital 
channel gates, first sequencers,and final sequencers. With this problem solved (the only multi- 
plexer problem), the Nimbus B multiplexer provides significant improvement over the old Nimbus 
system mu1 tiplexer . 
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2.3.1.2. 
one change having been made in each of the three Coder modules. Each of the changes improve 
CODER CHANGES. There are five minor changes in the Nimbus B Coder, with 
the Coder’s immunity to noise and therefore provide for more reliable data conversion. 
2.3.1.2.1. 
properly until the final package compression step in the fabrication process. When the cards 
were compressed into their final configuration, both coders had a sudden increase in full-scale 
voltage from approximately -6.401 volts to -6.413 volts for PCM No. 1, and -6.415 volts for 
PCM No. 2. I t  was determined that the only possible cause for full-scale voltage increase 
would be that the voltage calibrate reference increased. Since both coders increased and re- 
mained within K? millivolts of the average straight line from minimum scale (0 volts) to the new 
ful l  scale (-6.415 volts), the problem affected both coders. The only difference in the newly- 
compressed PCM unit was that the general-purpose amplifiers were duty cycled. The duty 
cycling involved a -26 volt power switch which could produce noise on adjacent circuits; this 
noise would increase as the circuits were compressed. The PAM lines into both coders are 
routed through the multiplexer amplifier interconnect area close to the -26 volt power switching 
circuit. Since both coders ( CM No. 1 and PCM No. 2) were affected, and since the coding 
conversion was s t i l l  linear, it became obvious that the calibrate voltages were increasing due 
to noise or crosstalk from the -26 volt multiplexer power switches, 
PAM INPUT FROM MULTIPLEXER, The Nimbus Study PCM Coder operated 
The solution to this problem was to isolate the calibrate voltage from the multi- 
plexer PAM bus, so the multiplexer switching noise could not be picked up or added to the 
calibrate precision voltage. This change was made by adding a MOSFET gate in the input to 
coder moduleNo. 1 that is turned ON only during the encode or sample cycle. When this 
MOSFET i s  OFF and the calibrate MOSFET i s  ON, the multiplexer noise i s  isolated and cannot 
enter the coder. 
The added MOSFET gate and driver in coder module No. 1 are Q16 and Q23 
(figure 33) w i th  the input-driver transistor being Q44 in  coder module no. 2 (figure 34). These 
circuits are activated by the encode command from the programmer. 
The input analog gate, MOS gate Q16, isolates the buffer amplifier input from 
the multiplexer during a calibrate cycle. This isolation prevents multiplexer noise from creating 
inaccuracies in  the calibration voltage. During an encode cycle, the input analog gate con- 
nects the multiplexer analog voltage to the input of the buffer amplifier. Transistor Q23 con- 
trols the switching of Ql6.  During the encode cycle, the FF2 input from the code/caIibrate 
bistable goes positive and turns on Q23. As a result of the negative transition on i t s  gate, 
Q16 connects the PAM input to the base of Q13A. During the calibration cycle, the FF2 i s  a 
negative level and holds Q23 off, Thus, Q16 isolates the multiplexer from the buffer ampli- 
fier input. 
Activation of the code/caIibrate gate circuits in coder module No. 1 are con- 
trolled by the MOS command circuit in  coder module No. 2 (figure 34). The MOS command 
circuit consists of transistors Q17 and Q44. Both are operated as common-base switches in 
which the output follows the input. Positive encode commands (nominal +6 volts) to the emitter 
of Q44 cause the stage to saturate and result in positive commands (FF2) that activate the input 
analog gate circuit in  coder module No. 1. Similarly, the positive calibrate commands to the 
emitter of Q17 saturate this stageand result inactivation of thecalibrategatecircuits incoder 
module No. 1. 
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2.3.1.2.2. 10-BIT COUNTER RESET C 
operates properly, but transistor Q34 (a 2N2412) 
The Nimbus Study PCM Coder 10-Bit counter 
in coder module No. 2 (figure 34) i s  voltage 
overstressed. This overstress i s  less than that allowed by the transistor manufacturer but i s  greater 
than that allowed by the reliability derating philosophy. Good engineering practice dictated a 
change to a higher voltage device, which turned out to be a larger geometry device with sub- 
sequently greater delay and storage times for "turn ON" and "turn OFF". The Q34 transistor 
used was changed to a 2N2907A which had more storage time than the circuit allows, and as a 
result, the Nimbus B 10-stage counter was s t i l l  being held in the reset state during the time the 
first two or three counts were being fed into the counters. Consequently, these two or three 
counts were lost and the coder output was 12 to 18 millivolts less than the coder input. 
To solve this problem the reset pulse was retimed by reconnecting transistor Q27, 
to operate as a half-shot whose "OFF" time i s  determined by capacitor C21, diodeCR36, and re- 
sistors R60 and R l O l -  Thus the reset pulse occurs for approximately 40 microseconds, beginning 
at the leading edge of the 170 microsecond monostable command, so the reset pulse to the 
counters (transistor Q28) i s  removed approximately 130 microseconds before the first count enters 
the counters. This change also provides a greater safety margin than the circuit in the study 
PCM. This reset pulse occurs four times per word, first when the encode analog sample com- 
mand i s  given, and then when the three calibrate commands are given, 
2.3.1.2.3. The coder 10-stage counter contains 
three isolation buffers for the first three counte stages that are connected to storage registers 
in the programmer. The seven stages used to produce the 7-bit analog words were directly 
coupled through MOSFET gates into the GPA circuits. Switching circuit noise transients were 
generated in  the Nimbus Study PC whenever the G A's and Final Sequencer MOSFETs were 
power strobed to the "ON" condition, as explained in detail in  the New Technology Section 
111  of the Nimbus Study Final Report. 
10-BIT COUNTER LOAD lSOLAT ON. 
The noise problems were solved one at a time with several fixes installed in the 
Study PCM. One of these fixes entailed diode-resistor isolation for the seven data bits from the 
coder to the final sequencers by installing components on the printed circuit card in the pad 
area where hard wires are fed from the module card to Output Board No. I I .  This f ix solved 
the problem, but not the source of the problem. The source of the problem was eliminated when 
the GPA "turn ON" time was increased by an RC filter, and when the MOSFET final sequencer 
body bias circuit was changed from Q resistor to a zener diode in the Study PCM and to an RC 
circuit for the Nimbus B M. At this time, i t  was decided to retain the diode-resistor f ix to 
avoid damaging the prin circuit cards as replacing the cards could have caused as much as 
two months slippage in Nimbus Study C M  to the GE Integration Facility. A 
later change was made 
reliable all-ONES code when an analog channel had an input voltage greater than 6.4 volts. 
The all-ONES code was not produced because when the GPA power strobe "turn ON" time was 
increased to solve the noise problem, the input capacitor into the GPA was no longer effective. 
This capacitor was replaced by a resistor which solved the all-ONES problem and at this time 
the Nimbus Study PCM was 100 percent operative. This resistor, however, created another 
problem that had been overlooked because of the diode-resistor f ix previously mentioned. 
and digital mu1 iplexer circuits would not produce a 
2-5 1 
When the Nimbus B PC 
because they were thought to be un ry. When the PCM Qualification model module 
cards were wired to the multiplexer output boards, i t  was again observed that random noise 
generated by the charge-t nsfer method would reset some of the coder counters to the ONE 
condition. Thus the diode-resistor f ix  was added to coder module No, 3 (figure 35) such 
that the outputs for 23 through 29 contain the series diodes CR46 through CR62 with PSC 
reference 22K resistors R71 through RE'. The diode-resistor isolation circuit was added be- 
tween each of the coder's seven counter outputs and the final sequencer MOSFET. The actual 
problem i s  that in  the quiescent state just prior to gating an analog word into the GPA the 
input line on the GPA i s  at a voltage level b een -6 volts and -26 volts owing to the 2.2 
megohm resistor and the input leakage and c itance of the GPA. When the MOSFET i s  
turned ON, this capacitance high voltage i s  discharged back through the MOSFET and the 
counter circuit. If a ONE is  stored in  the counter circuit, there i s  no problem. However, if 
a ZERO i s  stored in the counter circuit, the GPA input negative voltage discharge resets this 
counter by base triggering the opposite side of the counter through the base speed-up capacitor. 
The diode-resistor f ix  prevents this negative noise spike of about two microseconds from reach- 
ing the counter output transistor, and therefore prevents the resetting of the counter to a ONE 
output . 
was fabricated, these diode-resistor fixes were left out 
2.3.1.2.4. REPORT ON SH AS€ CONVERTER PROBLEM 
ortion of thermal cycling on the Flight 1 Nimbus B Telemetry 
Subsystem, th gan to drop several randomly bits of data from the data train. 
Investigation uncovered a circuit in the shift register and spl it-phase converter module (figure 
36) that was causing the trouble. The components involved in the shift register module are 
R61, R62, Q14, Q20 and Q21 e Some additional loading i placed on the circuit by program- 
mer module 1 (figure 37) with the most important load invo ing R43, R44 and Q18. The Shift 
Register and Split-Phase Converter and ~ r o g r a m ~ e r  circuit in  question i s  shown in  figure 38. 
The problem area of this circuit as i t  i s  shown on figure 38 exists when Q19 i s  
off. The collector voltage of Q19 rises to a value determined by the resistor divider network 
R61, R62 and R43  plus the energy gaps of Q20 nd (218, This value must be enough to keep 
the base-emitter junction of Q21 reverse biased thus keeping Q21 off. In other words the 
voltage at the collector of Q19 must not drop more than .4V below the emitter voltage of Q21 
This was not the case temperature, however, and Q21 began to turn on intermittently. 
After examining the c i t  became apparent that two factors contributed to the failure of 
this circuit at high tem r e e  They were: 
1) Power supply deviations i n  excess of the circuit design philosophy used at 
the time of design, 
2) The circuit in question did not have enough overall margin of safety built in. 
The first item i s  not a problem in  any other circuit except this particular one; 
therefore, no action wi l l  be taken to correct the power supply voltage deviations. A t  the time 
this circuit was designed, it was thought that a l l  voltages would be within f5% under a l l  
conditions. Since only one voi ge from the power supply can be SAT'd to an exact value, 
the -6 volt output was chosen, Due to transformer winding tolerances the other voltages may 
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be out of the k5% range at room ambient. The voltages that are out of the 5% range at  room 
ambient may then deviate as much as 7% from nominal a t  high temperature. The 7% from 
nominal would not effect the circuit in question i f  a l l  voltages changed in  the same direction; 
however, this i s  not the case. A t  high temperature the 36 volt supply tends to drop in voltage 
(due to externul load increases) and the +3 volts tends to rise. Since the base-emitter junction 
of Q21 actually works between these two voltages, i f  the difference between the two voltages 
decreases, the circuit could become marginal. The problem in  the Shift Register Module was 
not identified i n  the Qualification Model or in Flight 1, PCM 1 because the power supplies 
were within the 5 percent l im i t  on a l l  voltages over temperature. The +3 and -t6 volt supplies 
on Flight 1, PCM 2 were slightly out of the 5 percent range at room ambient and, beyond 
that temperature, the deviation increased to 7 percent. A 10 percent deviation wi l l  not af- 
fect any of the other circuits in the systems due to the tremendous safety factors used during 
the design phase. 
The second problem area in  the circuit i n  question i s  the lack of a safety margin. 
After the original design phase on Nimbus B had been completed and during the module fabri- 
cation phase, i t  was found that an additional stage of inversion was needed to obtain proper 
timing with respect to the Nimbus Clock. Q19 was added as this additional stage, and in  the 
haste of making the necessary changes to a module in  the fabrication stage, i t  i s  obvious that 
not enough design effort went into the change. Since this was the only change made at that 
time and since this circuit i s  the only circuit that uses a resistor divider to back bias a tran- 
sistor to keep i t  off, no additional problems are anticipated. The voltage divider network 
was used because this stage must also perform level shifting functions and to save space and 
parts in the module that would otherwise have to be used to perform the same task. This cir- 
cuit  (figure 39) with proper design can be as reliable as the rest of the circuits i n  the system; 
as a matter of fact, only one resistor value need be changed to accomplish this. The modifi- 
cation simply consists of changing the value of resistor R61 such that the voltage at  the col- 
lector of Q19 (when off) i s  closer to t6 volts. The value of R61 must be chosen to provide 
ample back bias voltage for Q21 under worse case conditions. Before examining the modified 
circuit, a look at the original circuit (paragraph 2.3.1.2.4.1) wi l l  yield information concern- 
ing the problem involved and w i l l  show how the modified circuit corrects this problem. The 
modified circuit analysis i s  discussed in paragraph 2.3.1.2.4.2. 
2.3.1 2.4.1. 
c i rcu i t  ana 1 ysis 
Worst case conditions that existed in the original 
5%, then 7% voltage variations 
VBE range .4 - .9 volts 
Resistor variations 10% 
19.8K = (R61 + 10%) 
17.55K = (R62 and R 4 3  i n  parallel -10%) 
Nominal voltages and the resistor values cited result in 2.66 + (VBE min 
of Q18 and Q20) =3,06V at  the base of Q21 e 
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f) Taking 5% voltage variations yields: 
3V +5% =3.15 ( AV = .15V) 
6'4 - 5% = 5.W ( dV = .30V) 
g) Using the 5% voltages, the new figure for the base voltage of Q21 is: 
~ 
3.06 nominal 
- .30 10% Av 
+ 2.76 
h) The difference between the base and emitter voltages is: 
3.15 emitter voltage 
- 2.76 base voltage 
difference in  the forward bias direction 
i) Taking 7% voltage variations yields: 
3V + 7% = 3.21 ( A V = .21V) 
6V - 7% = 5.58 ( AV = .42V) 
i) Using 7% voltages, the base voltage for Q21 becomes: 
3.06 
- .42 +m 
k) The difference between the base and emitter voltages is: 
3.21 emitter voltage - 2.64 base voltage 
I_ 
.5W difference in the forward bias direction 
As can be seen in  step K the transistor (Q21) wi l l  not turn on. 
2.3.1.2.4.2. 
analysis are as follows: 
MODIFIED C RCUlT ANALVSlS * Worst case conditions in the modified circuit 
a) 10% voltage variations 
b) VBE range ,4 - .9 volts 
c) Resistor variations 15% 
2 -59 
d) 7.82K = (R61 + 15%) 
16.5K = (R62 and R43 in parallel -15%) 
e) Using nominal voltages and the resistor values cited, the base voltage of 
Q21 equals 3.8V + (VBE min of Q18 and Q20) = 4.2V. 
f) 10% voltage variations yields: 
6V-10%=5.4V(  AV=.6V) 
3V + 10% =3.3V ( AV = .3V) 
g) Using the above voltages, the new figure for the voltage at the base of 
Q21 is: 
Q21: 
4.2V nominal 
-.6V 15% AV 
3.6V 
 
h) The difference between the base and emitter voltages is: 
3.6V base voltage 
- 3.3V emitter voltage 
.3V difference in the reverse bias direction 
i) Voltage needed on the base to forward bias the base-emitter junction of 
3.3v 
- * 4  
+Tv on base 
A back bias of approximately .3V + .4V or .7V i s  present on the base of Q21 
under worst case conditions. Under normal conditions back bias of one or more volts w i l l  be 
present at the base of Q21 e 
The modified circuit has approximately 1 volt of noise immunity using 10 per- 
cent voltage variations and 15 percent resistor deviations. This i s  ample protection against 
Q21 turning on under worst case conditions. The system was run at temperatures up to %oOC 
with these modified shift register modules, and a l l  circuits functioned well. 
2.3.1.2.5. Coder 1 Filter Network and Voltage Ripple Problem 
Just before going into Phase I thermal vacuum on the Flight I I  System, a problem 
occurred in PCM 1 which required the opening of the PCM unit for troubleshooting. It was 
not necessary to disassemble the stack. Word 3, in almost all subframes, appeared randomly 
in error by approximately 20 mv. Further investigation showed that other words in the sub- 
frames were also randomly in error but by a smaller amount, and thus word 3 was the first to 
show up as an error on the BTE, The problem was diagnosed to be one of random offset between 
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words. At first, the problem was believed to be isolated to PCM 1, but careful investigation 
uncovered the fact that PCM 2 also had this characteristic though to a much lesser degree. 
The coder modules in  PCM 1 were investigated thoroughly, Several parts were replaced in  
the calibration loop (Q37, Q38, and Q20). Coder modules were interchanged with those 
on Flight 1, but no major improvement was noticed. The coder modules were then completely 
removed from the system and placed in the coder test fixture. Since the coder test fixture 
contained i t s  own DC/DC converter to run the coder, a l l  that was needed from the system was 
encode-calibrate commands and the PAM line. The outputs from the coder were fed back in- 
to the System and read out on the BTE in the normal fashion. In the coder test fixture (run- 
ning from the separate power supply) a l l  worked well. One at a time the voltages running 
the coder were changed back to system power. When +15V system power was changed back 
to the coder, the random offset between words appeared. Looking at the +15V P .S., it was 
noted that the ripple was twice as high on PCM 1 as PCM 2. At first the power supply was 
suspected and another power supply was installed i n  PCM 1. The other power supply decreased 
the offset between words but did not cure the problem altogether. A power supply from Flight 
1 was installed and the offset between words was at least as good as PCM 2. An investigation 
of the coder 1 modules showed that a filter network installed in the correction circuit of the 
constant current source, used to discharge the ramp capacitor, was arranged in such a way as 
to feed any ripple directly onto the correction circuit of the constant current source (see 
figure 40). Furthermore, the constant load on the 45V power supply was only about 1 ma 
with a 5 ma duty cycled load. This caused the RC network in  the 15V power supply to have 
a peak detecting action, thus increasing the ripple seen by the coder 1 module. Several 
methods of correction were discussed but the simplest approach was to increase the current 
through the resistor divider network and change the reference of the filter capacitor (see 
figure 40). The modification (Reference ECO 0320219 dated 16 November 1967) was installed 
i n  both PCM 1 and 2 coders and although some offset between words s t i l l  exists (approximately 
4 - 5 mv), i t  i s  not considered a problem. The ripple on the +15V line of the original power 
supply was not out of spec. even though it was twice as much as that on some of the other 
power supplies. The differences between the power supplies can be caused by slightly dif- 
ferent transformer, rectifier, or preregulator characteristics which affect the impedance of 
the power supply. This would normally not be a problem but because the power supply had a 
very light load, these differences became more apparent in  the form of ripple. This coupled 
with the filter capacitor being referenced to 45v, caused the slope of the ramp to change 
slightly during the subframe. (Word 3 follows the sync and ID words in  each subframe). 
Power supply loading and noise are no doubt worse in  this area, causing word 3 to have a 
l i t t le greater offset than other words in  the subframe. 
' 
Why this problem was not isolated sooner can only be surmised. It had been 
noticed that the coder i n  PCM 1 took a negative offset after vibration but since the shift did 
not put the coder out of specification limits, no action was taken. This negative offset 
coupled with some power supply aging may have brought the problem to light. Since a l l  chan- 
nels are not individually checked for offset and since the problem was of a random nature, i t  
could have been present to a lesser degree before going into environmental testing but i t  was not 
detected. The power supply i s  about the only element in the system that could cause offset 
from one word to the next; however, in  this case the power supply i s  not totally to blame. 
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2.3.1.2.6. CODER NO 2 DESIGN I DlOSY NCRASY e A design idiosyncrasy was discovered 
during system testing at  G .E. concerning the coding of fu l l  scale analog words by the ramp 
coder. The anomaly was discovered when a voltage, near the exact fu l l  scale voltage (* 6 mv), 
was applied to several analog channels. Instead of reading a stable code of a l l  ONES these 
words would randomly drop to an a l l  ZERO code. Further investigation revealed that a l l  analog 
channels, given enough time, would exhibit this problem if the input voltage were adjusted to 
the critical point. 
At  first i t  was believed that the zero detector was at  fault. Since the anomaly was 
voltage dependent i t  was theorized that perhaps the zero detector was going into i t s  linear 
region due to a critical ramp voltage and internal noise on the ramp. It was evident that there 
existed a condition whereby noise on the ramp could cause a sweep action of the zero detector 
allowing i t  to bounce off and on, Any oscillatory action by the zero detector would introduce 
additional transitions into the counters. It was realized that only one such transition appeared 
to be present since the words with the ful l  scale voltage would drop to zero; however, since 
the linear region of the zero detector i s  very narrow, this could have been possible. Additional 
tests were requested at G * E .  These tests involved introducing noise into the system and measur- 
ing the range of the input signal that would cause the output to drop to an a l l  zero code. The 
results of the test were negative and the zero detect theory was discarded. 
More investigation into the coder, plus added information from NASA uncovered 
a design idiosyncrasy in the counter gating circujt. This circuit i s  made up of Q12, Q13, Q33 
and Q42 in  coder module I I  (Figure 34) and controls the 500 KC clock to the counters. When 
the analog input voltage i s  approximately equal to the fu l l  scale voltage there exists the pos- 
sibility of the zero detect pulse arriving first before the ful l  scale pulse from the coder counters. 
If this happens the sequence of events i s  as follows: 
a. The zero detect pulse arrives at (GG) and causes Q33 to turn on. When 
Q33 turns on it clamps the base of Q12 to ground and allows the collector of Q12 to go high. 
b. The ful l  scale pulse arrives at (CC) and causes Q42 to turn on. When Q42 
turns on i t  clamps the col lector of Q 12 to ground. 
c. The counters switch on negative transition from the gating circuit. Thus 
when the collector of Q42 pulls to ground an extra transition is sent to the counter, This extra 
transition causes the counter to change from an a l l  "ones" code to an a l l  ''zero" code since the 
"carry" i s  not recorded. 
d. Since the system depends on a fu l l  scale pulse to change from analog to digi- 
tal operation and since the coder counters which furnish this pulse are now reading a l l  zeros, the 
system remains i n  the analog state. The counters are read directly when the system i s  in the 
analog state and the a l l  zero code i s  transferred directly into the data stream. 
The exact analog input voltage where this condition occurs may vary slightly from 
word to word. This is because it i s  dependent on the last set of calibration cycles. The cal- 
ibrate cycles determine the amount of time difference between the zero detect pulse and the 
2-63 
n 
! 
9 
c 
\ I  
"9 i
ful l  scale pulse. I f  there were no errors in  the coder loop the zero detect pulse and the ful l  
scale pulse would be coincident. This wi l l  never be the case, however, as a small amount df 
error i s  always present. It i s  evident that the zero detect pulse always leads the ful l  scale 
pulse by this small amount. When the analog voltage i s  greater than the ful l  scale voltage of 
the coder (by about 50 mv) i t  does not drop the a l l  "one" code. This i s  because the ramp cap- 
acitor i s  charged to a voltage greater than fu l l  scale. This guarantees that the fu l l  scale pulse 
arrives before the zero detect pulse. Q42 s t i l l  clamps the collector of Q12 to ground. How- 
ever, the collector of Q12 was already at  ground due to the 500 KC clock input to the base of 
Q12. The time delay between the negative going transition, which changed the counter to an 
a l l  ''ones" code, and the fu l l  scale pulse, created by the a l l  "ones" code in  the counter, i s  
less than 1/2 the period for 500 KC and no extra transitions are fed to the counters. 
The anomaly was not observed earlier because an automated test set was not avail- 
able to run a continued check on the system during a l l  modes of operation. Since the anomaly 
was random and the input analog voltage i s  crit ical i t  was never observed during any of the 
system tes ts  a t  Radiation Actual interface with the ground station and the aid of computer 
print out available at G. E. and not a t  Radiation helped to uncover this anomaly. 
The coder anomaly could easily be corrected by modification to coder module l l  
Since a l l  units have been through environmental testing, and since no system degradation i n  
l i fe or performance except a t  this one point wi l l  occur, it was recommended and decided upon 
that no action be taken to correct the problem. 
2.3.2. MECHANICAL PACKAGING DESllGN CONS 
There were no changes in the external mechanical characteristics of the PCM Unit 
between the Engineering Model and the subsequent Prototype and Flight Models. The only 
differences have been internal, and they were the following: 
a. Wire potting 
b. Preload 
c . Housing dimension changes 
d. MOSFET 
2.3.2 . 1 . 
wiring was not encapsulated nor restrained e To insure the protection needed during exposure 
of the Prototype and Flight Models to the dynamic environments, these areas were potted with 
R T V  52 1 silicone compound . 
WIRE POTTl NG e For ease of troubleshooting, the soldered interconnect hard 
2.3 -2.2. PRELOAD 
which meant using some oversized components and multipfe-use jumper wires, the preload 
applied to that unit was such as to preclude movement of the electronic components during 
normal handling and usage, but insufficient to provide protection against the dynamic environ- 
ment. The Prototype and Flight Model systems have had the changes properly incorporated 
into the systems, and are preloaded to the proper value necessary for environmental protection. 
Since the Engineering Model incorporated some last-minute changes 
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2.3.2,3.  HOUSING DIMENSION CHANGES. One unanticipated mechanical problem did 
manifest itself, however, i n  the magnesium housing. These units were procured from an outside 
vendor. Upon shipment from the vendor, and again upon arrival at Radiation Incorporated, 
the physical measurements of the housings were taken. A l l  the measurements showed that the 
housings were of the correct dimensions and within the tolerances allowed. However, upon 
packaging the units, the final dimensions were found to be out of the allowable specification 
limits. The unit was disassembled, and the housing remeasured. it was found that the housing 
dimensions were no longer within tolerance. Upon examination of the housings for subsequent 
units, it was found that they were also out of tolerance. 
It was found that the machining process had caused internal stresses in the housing 
which had relaxed while sitting on the shelf, resulting in the out-of-tolerance conditions. 
By consulting with metallurgists familiar wi th  magnesium, i t  was found that the 
stresses could have been relieved by a thermal stress relieving plan implemented during and 
just subsequent to the machining of the housings. In addition, there was a fairly high prob- 
ability that the present housings could be brought back within acceptable tolerances by pre- 
cision fixturing and heat treating. However, there were several drawbacks to this approach: 
a. The sandwiched foam wi l l  be burned and lost due to the high temperatures 
required (50OOF). 
b. The high temperature would degrade the housing finish (electroless nickel), 
requiring a stripping and replating process e 
c. In  order to heat treat the housings, the stainless-steel inserts must be removed. 
Once removed, a very high probability exists that one or more holes may be stripped, thereby 
precluding the possiblity of inserting and seating new stainless-steel inserts. 
d. The minimum turn-around cycle to completion would be six weeks 
Due to these new developments, i t  was felt to be in  the best interests of the pro- 
gram to determine i f  the units could successfully f i t  into the spacecraft and, if so, to forward 
those units for delivery with NASA concurrence. The course to follow on those units which 
could not fit into the spacecraft would be determined on an individual basis. 
2.3 2.4 .  MOSFET DEVICE PROBLEM AND SOLUTION . 
major problem areas concerning the metal-oxide-semiconductor field-effect transistor (MOSFET), 
5-channel Multiplexer used in the Nimbus B PCM Telemetry Systems. 
This paragraph discusses the two 
One of these areas concerned difficulties in handling procedures and the other con- 
cerned failures of the MOSFET devices during environmental testing as a result of particle con- 
tamination. The failures of the MOSFET devices resulted i n  a delay of almost six months in the 
program. 
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2.3.2.4.1, 
MOSFETs are 
by friction i n  
SELECTION OF GENERAL 1NSTRUMENT MOSFETS FOR THE FLIGHT SYSTEMS 
extremely susceptible to damage caused by static charge e Static charge generated 
handling is sufficient to destroy a unit so to prevent this type of damage a hand- 
ling procedure was generated (Radiation Drawing 110174, Handling and Shipping Flatpack and 
MOSFET devices) that outlined a l l  special requirements for both the vendor and Radiation 
Incorporated personnel 
The major supplier, Fairchild Semiconductor, was unable to protect the units 
adequately during handling and they therefore had a high destruction rate. The excessive fall- 
out seriously threatened the production schedule, thus necessitating a search for a second source. 
I t  was determined that FSC flatpacks have a potentially dangerous internal design. The mount- 
ing of the chip to the header and the subsequent wire bonding and routing creates a potential 
problem of inadvertent shorting, particularly when exposed to vibration. 
In fabricating this part, gold whiskers are bonded to the chip, then to the bond- 
ing pad (see figure 110). After making the chip bond, the gold lead must be drawn upward, 
across, then down below the chip surface to the printed circuit pad. The printed circuit pad 
is on the same level with the molytab, thus proper fabrication relies heavily on operator dex- 
terity to keep the gold lead from being able to short to an adjacent lead or the molytab. 
The problems with Fairchild P/N 106510 MOS flatpacks were complicated by the 
difficulty of determining those which are poorly made, after the part is complete. Normal 
radiographs wi l l  not clearly show how close the gold leads are to the molytab. Therefore, 
with only the potential lead to lead shorts being found a part cannot be considered reliable. 
This, in addition to the above, and extremely poor deliveries led to the discontin- 
uation of FSC as a supplier for MOSFET flatpacks for the Nimbus B PCM telemetry. 
General lnstrument Corporation (G.! .) of Hicksville, L.1 ., indicated promise as 
a potential supplier because of development work on a 5-channel MOSFET. Negotiations 
were inaugurated to develop a circuit that would be interchangeable with the Fairchild circuit. 
General Instrument's plant, production procedures, and quality control procedures were surveyed 
and found to be, inadequate for production of aerospace components e Radiation and G .I. per- 
sonnel met on several occasions to revamp production and quality control procedures so that 
fabrication of the circuits could begin e General Instrument Corporation (G . I  .) was ultimately 
selected as the source of supply for this item, as was discussed in the "Addendum to Final Re- 
port for Nimbus Design Study". 
Only G . I .  devices were used in  the Flight Systems. It was not considered neces- 
sary to replace the Fairchild devices in  the prototype model, and as a result this model con- 
tains a mixed quantity of Fairchild and G . I .  devices. 
The G.I . device, manufactured by the General Instrument Corporation, in  Hicks- 
ville, New York, incorporated five P-channel MOSFETs in  a single, fourteen-lead, 1/4 in. 
x 3/8 in. Kovar-and-glass package. The 110245-2 part number assigned to these units desig- 
nates a Radiation specification to which the devices are purchased; this specification requires 
various electrical and environmentall testing and screening. 
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The active element of the 110245-2 i s  a 0.040 x 0.030 in. silicon chip in which 
the five MOSFETs have been constructed by essentially conventional planar technology. The 
chip i s  attached by eutectic bond to the gold-flashed bottom of the Kovar package. Intercon- 
nections between the aluminum contact metallization on the chip and the internal stubs of the 
package leads are effected with small (approximately 1-mil dia.) gold wires, attached at the 
chip with thermocompression ball bonds and at  the lead stubs with thermocompression wedge 
bonds, (Only twelve of the fourteen package leads are used for the 110245-2.) 
In  some devices, a six-MOSFET chip i s  used, and, in  these, the extra MOSFET i s  
short-circuited to the package bottom with gold wires. 
Although G.1 e obtains the device packages from three different package manu- 
facturers, i t  was reported that a l l  units supplied to Radiation Incorporated had been fabricated 
with packages manufactured by SeaI-a-metic, Incorporated, in Haledon, New Jersey. De- 
tails of the package construction are as follows: 
a. The Kovar package bottom i s  placed in a recess of a carbon block. 
b. A slurry of 7052 glass i s  placed over the package bottom, and a lead frame 
(containing a l l  fourteen leads) i s  positioned in this slurry. A Kovar ring i s  placed over the 
top edge of the slurry, and a monel-metal weight i s  used to hold the package bottom, slurry, 
lead-frame, and ring in this configuration e 
c. The package constituents, held i n  the carbon block as described above, are 
fired at +17OO0F. During this operation, the 7052 glass tends to withdraw from the center of 
the package bottom. 
d o  After firing, extraneous (hardened) glass i s  removed from the package leads 
and, i f  necessary, from the package bottom, using an aluminum oxide abrasive. The Kovar 
parts of the package are subsequently gold-f lashed. 
This package i s  supplied with a gold-flashed Kovar lid, as well as with a gold/ 
t in preform which i s  used tosolder the Kovar lid to the Kovar ring of the package. G . I  ., 
after installing the semiconductor chip and interna I interconnection wires, solders the l id in 
place at a preform temperature reported to be +281°C. 
23.2.4.2. MOSFET FAILURE DUR ACCEPTANCE TEST1 NG AND SUB- 
SEQUENT ANALYSES. 
the vibration acceptance testing of Flight System I ,  the first system using only the G. 1 .  
MOSF ETs 
Serious problems with the G, I .  MOSFET devices started during 
The failures became evident during the vibration test of a subassembly containing 
298 of the devices. During the vibration test, 10 devices out of approximately 20 that were 
monitored exhibited failures due to shorts. These shorts occurred only when the packages were 
vibrated i n  the Y1 direction (a direction normal to the plane of the l id with the package either 
right side up or upside down). No failures were observed when the subassembly was vibrated in 
other planes. 
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Highlights of the exhaustive analyses and investigations conducted separately 
and concurrently at Radiation Incorporated, Genera I Instrument, a t  Cape Kennedy, and at 
GSFC (detai led i n  Radiation's document entitled "Sixteenth Monthly Progress Report - NASS- 
10139, No. 1210-4180-132, dated 21 July 1967 and in  NASA Failure Analysis Section Report, 
Serial No. 779, dated 31 August 1967, entitled "Investigation of Particles in  General Instru- 
ment Type 110245-2 Semiconductor Device Sets") are summarized in the following subparagraphs. 
During the investigation carried out by Radiation incorporated 45 devices which 
had previously failed a burn-in test were studied. O f  the 45, 13 were rejected during X-ray 
inspection for suspected contamination; of these, six were submitted to the GSFC Failure 
Analysis Section. It was requested that these six units be examined for particle contamination. 
Preliminary failure analyses conducted by Radiation and G .I revealed the pre- 
sence of extraneous particles i n  the packages of the failed semiconductor device sets. It was 
found that these particles were in  some instances conductive, large enough to short circuit the 
contact metallization on the semiconductor chip, and free to move within the package. It was 
concluded that the particles were the cause of the subsystem failures. 
A sample analysis conducted on the MOSFET device A16, which failed i n  third 
vibration and subsequently cured itself after the system was temperature cycled, was presented 
to GSFC and demonstrated the following: 
a. Electrical test revealed gate-to-drain and gate-to-source short e 
b, The device was X-rayed seven times and a partic le was noted on only one 
X-ray . 
c . Autopsy was performed and a particle was visually detected and measured 
( 3 . 9 ~  2.8 mils), confirmed to be conductive and was loose within the package. 
d. A short was induced in  the good device gates by placing the particle on the 
chip metallization. The failure disappeared when the particle was removed. 
A second failure analysis was presented of a device, selected at random, from 
the latest units received from General Instruments. The purpose here was to determine the 
extent of the problem. (The problem i s  evident with a i l  devices i n  house as witnessed by 
particle contamination being found in  devices date coded 6645 through 6718.) 
a. X-ray of this device did not reveal particles. 
b. Autopsy revealed a conductive particle 5 mils in  length. 
A third analysis was presented of a device which contained a loose gold particle 
and what was more interesting was the fact that disappearing afuminum and "purple plague" 
was evident on the device chip. As a result, Radiation felt that some gross leak hermeticity 
tests were necessary. These hermeticity tests were performed on several gross leakers found 
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A fourth item was 
ducted by the NASA laboratory 
presented showning the results of the particle analysis con- 
at Cape Kennedy. 
The following materials were found within the G .I MOSFET units. (The materials 
were identified from particles extracted from the units.) 
a. 
b. Sodium 
c Silicon and iron 
d .  (1) Aluminum 
Iron alloy with a small amount of manganese 
(2) Chlorine 
(3) Titanium 
(4) Potassium 
(6) Nickle 
(5) Copper 
*e. Gold 
One of the materials listed under Items a, b, c, and e was contained in  the 
particles and comprised the major constituent. The items listed under i tem d were also found 
i n  lesser quantities and comprised 1 to 10 percent of the particle. 
Subsequent to the presentations discusssed in the preceding paragraphs, an in- 
vestigation, finally and conclusively, proved that the most significant particles were causing 
the devices to short circuit. A flatpack under inspection was found to have a particle across 
the leads, causing a short circuit i n  the device. Subsequent investigation also revealed that 
the most probable source of contamination was at the source of manufacture of the flatpack, 
Seal-a-Metic and was introduced into the package during the abrasive cleaning process. This 
investigation also revealed that the G .i receiving inspection process was inadequate to dis- 
cover the particles, e.g., Microscopic examination of 30X is not adequate to reveal the parti- 
cles and also, X-ray was proved not to be an effective screen. 
During the GSFC Failure Analyses Section investigation, techniques were devel- 
oped which minimized or eliminated the introduction of contamination during package opening. 
Five of the six submitted units were successfully opened by these techniques. Of the five units, 
two were found to contain no foreign material visible at magnifications up to 400X. The three 
remaining units were found to contain numerous particles having maximum dimensions which 
ranged from a fraction of a mil (typical) to approximately 5 mils (one particle). A detailed 
description of the techniques developed and used and the findings are contained in  the GSFC 
Failure Analysis Section Report referenced above. 
A discussion of the conclusions and recommendations resulting from these investi- 
gations i s  presented in  the following subparagraphs. 
* Identified at Radiation, not a t  the 
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2.3.2.4.3. CONCLUSIONS AND RECOMMENDED SOLUTlGNS. A summary of the con- 
clusions reached by the team of investigators including Radiation Incorporated, General 
Instrument and NASA (although the Failure Analysis Section Investigation was not made speci- 
f ically to prove that the G.I. MOSFET hadcaused the PCM Telemetry Subsystem failures) are 
as follows: 
a. The G .I. 110245-2 package can be opened for visual inspection -- using 
special techniques -- without the introduction of foreign particles as proved by the investi- 
gation carried out by the GSFC Failure Analysis Section. 
b. Appearance-wise, the particles observed by the investigating teams were 
similar in description (by Radiation Incorporated after exhaustive failure analyses of many units 
and subsequently by NASA personnel after a NASA survey of the G . I .  manufacutring facility). 
The particles also appeared similar to those found i n  unsealed packages obtained directly from 
SeaI-a-metic by the GSFC Failure Mechanisms Group. 
c.  The particles, including those which were either partially or totally imbed- 
ded within the glass lead frame, appeared to be distributed randomly. However, the 'klean" 
package-opening technique precluded tests which might have determined whether the particles 
in  the open areas of the package had been mobile. 
d. 
mils in length) to span the space between gate and drain (or source) metallization stripes (0.3 
to 0.5 mil).  In several instances, the particles were also large enough to contact simultaneously 
the drain and source metallization stripes (across the gate stripe). A Radiation test did discover 
a particle crossing the leads in one flatpack under analysis. 
The particles were in many instances large enough (in some cases 3 to 5 
e. Of the four particles analyzed, by the NASA Failure Analysis Section, three 
were probably metallic and therefore conductive (it is concluded that the fourth particle, which 
evaporated during electron probe analysis, was made up of organic materials). It should be 
emphasized that the electron probe microana lyzer is useful for identification of constituent 
atoms, but would not disclose the presence of -- as an example -- iron oxides. The evidence 
obtained during visual examination, however, indicated that the cores of three of the particles 
were metallic. The outer shells of these particles appeared nonmetallic; this may have been 
due to a) rough surface textures and/or b) overlying metal oxides; either of these conditions 
could have arisen from high temperatures incurred by the particles during package manufacture 
(at Seal-a-metic) or device fabrication (at G .I .). Radiation Incorporated analyses revealed 
that many of the particles found were indeed magnetic. 
f. The origin(s) of the particles has been determined. It was found that they 
probably originate from the carbon blocks or monel-metal weights used during package fabrica- 
tion at SeaI-a-metic, from both abrasive and solvent materials used for processing and cleaning 
the packages at SeaI-a-metic, and possibly from various sources at G .I 
The recommendations to alleviate the problems caused by the contaminated 
MOSFETs fe l l  into two basic categories: 
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a. Elimination of the failure modes in  the Flight Systems to continue with the 
test program. 
b. Preclusion of failures by particle contamination by an effective 100 percent 
source inspection procedure 
A f ix  to the Flight System failure problems was recommended by General Instru- 
ment. The suggestion was made to uti l ize a new pyrolytic MQSFET device to replace the non- 
pyrolytic device which was causing the failures. Even though the new devices are constructed 
with flatpacks from the same source, the glass technique aids in  the elimination of metalliza- 
tion scatches and, as a by-product, the glass prevents shorts due to foreign particles less than 
3 mils in largest dimension. The pyrolytic process uses silicon over the entire area except bond- 
ing pads. The bonding pads are etched wi th  a controlled etch that w i l l  not attach aluminum. 
It was decided to adopt this solution and reassemble the flight systems with pyrolytic devices. 
However, i n  addition, the new pyrolytic devices would have to undergo qualification testing 
(the results of which are included as Appendix 111 to this report) and GI would have to institute 
an adequate receiving inspection and handling process to screen out contaminated f latpacks, 
pyrolytic and nonpyrolytic . The procedures instituded include: 
a. lOOX microscopic examination 
b. 
c . 
d. 
Establish of clean room maintenance program and personnel indoctrination 
100% monitored vibration screening on nonglassivated devices 
Cleaning incoming flatpacks i f  necessary 
e. Ultrasonic cleaning of a l l  flatpacks three times followed by 100% visual 
inspection until flatpacks from suppliers can be cleaned up. 
2.3.3 ELECTRICAL PACKAGING 
Two items i n  the electronics packaging area were changed in  the Prototype and 
Flight Models from those used in  the Engineering Model 
ing paragraphs: 
These areas are discussed in  the follow- 
2.3.3.1 
the body lead of the MQSFET gates to provide protection against positive overvoltage; however, 
when operating near ground potential, the problem of the pulse feeding back was s t i l l  present. 
(Refer to paragraph 2.3.1 of this report for a detailed discussion of this problem.) 
Z NETWCRKS The Nimbus Engineering Model PCM utilized Zener diodes in 
To preclude this situation occurring, a Z (RC) network was located between the 
MOSFET body terminal (in place of the Zener diodes) and the +&-volt terminal This network 
provides the required overvoltage protection, as well as a low impedance reference point for 
the body through the use of a Z network assembly which replaced the Zener diode. The as- 
sembly was made by placing a 100 K ohm, 1/8-watt resistor "piggyback" on a 470 pf, 100- 
volt capacitor and welding their leads to the common riser wires. This assembly was then 
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inserted into a mold for encapsulation i n  an epoxy resin, Foilowing part marking and testing, 
the Z network was assembled into the system. 
2.3.3.2. 
system are spread apart for ease of access to the planar-mounted components on the cards. 
Since portions of the PCM are cross-strapped, i t  was necessary to have the 35 wires which inter- 
connected the two ends of the system a minimum of 36 inches long to enable ful l  system opera- 
tion during checkout. Since the assembly sequence requires the interconnecting hard wires to 
be potted prior to system checkout, and since it i s  impossible to remove and replace the long 
wires when the system i s  compressed down to i t s  normal size, a problem existed on the excessive 
interconnect wires. The bulk of the wire did not allow i t  to be coiled up and positioned between 
the cards and the front panel, and the cutting and splicing of these wires (as was done on the 
Engineering Model) was not allowed by the NPC-200-4 specification 
SI NGLE PIN CONNECTORS. During checkout of the PCM, the cards in  the 
To solve this problem, a single-pin connector, almost identical to one that had 
been previously qualified on missile harness wiring at the Goddard Space Flight Center (NASA), 
was investigated e This connector incorporates a spaceflight-proven positive contact retention 
system, withstands the dynamic environment i t  would be exposed to, and utilizes spacef iight- 
approved materials. I t s  size is ideal for incorporation into the wire harness area, and the fact 
that the contacts are crimp insertable and removable made i t  easier to assemble, disassemble, 
and troubleshoot the assembled PCM at various stages between checkout and insertion of the 
electronics unit into the housing. 
2.3.4 COMPONENT DIFFERENCE BETWEEN THE QUALIFICATION AND FLIGHT 
MGDEL SYSTEMS 
Flight Systems 1 and 2 uti l ize the new pyrolytic MOSFET devices and use the 
MOSFETs supplied exclusively by General nstruments e The Qua lification Mode I uses both 
Fairchi Id Semiconductor and General Instrument MOSFET devices and i s  constructed using 
the original nonpyrolytic MOSFET design 
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3.1 INTRODUCTION 
This section of  the Nimbus B report describes the Telemetry Electronics Unit (TME) and 
provides a general description of the TME electrical model. The description includes a summary 
of the major physical and electrical characteristics of the TME. This section also discusses 
the modifications that were required, and the electrical and mechanical design considerations 
involved in the incorporation of the modifications into the TME. 
3.2 NIMBUS B ELECTRICAL MODEL GENERAL DESCRIPTION 
The Nimbus B TME Unit shown in figure 41 accepts Mark 0 split-phase data from the 
Nimbus B PCM Unit and Nimbus C clock time codes and then basically acts as a relay switch- 
ing network and singal amplifier between the PCM unit and output transmitter and tape record- 
ers, and between the Nimbus C clock and output transmitter. In regard to this overall pur- 
pose, the TME unit performs four distinct functions: (1) upon command, switches serial split- 
phase Mark 0 data routing from the PCM unit to the tape recorders for temporary storage or 
to the transmitters for real-time data transmission or to both simultaneously; (2) upon com- 
mand, switches data playback from the tape recorders; (3) provides for MMlOA time code 
transmission either superimposed on the real-time data or separately; and (4) provides externally 
adiustable controls for transmitter modulation. 
The TME unit provides almost complete circuit redundancy. The record amplifier, play- 
back amplifier, and summing amplifier are block redundant. The passive summing network and 
relay armature coils are nonredundant. A simplified block diagram of the TME unit (figure 
42) illustrates the redundancy technique used. As shown, the summing network and relay 
switching circuits are nonredundant while the summing amplifiers, record amp1 ifiers, and play- 
back amplifiers are block redundant. The GFE supplied tape recorders and transmitters that 
interface with the TME unit are also redundant. The two tape recorders are independently 
controlled so that neither, either, or both can be used at one time. Monitor circuits are pro- 
vided within the TME unit to monitor temperature and operating modes. 
The TME unit can modulate the transmitter with time code from the clock, or can mix 
the time code with real-time output data from the PCM unit, and at the same time can record 
this PCM data on two tape recorders. The transmitter real-time information provides a beacon 
signal, while the tape recorders store data when the satellite i s  out of range of  a ground 
receiving station. Each tape recorder is capable of storing the data accumulated during one 
orbit, and a 30:l playback speed to record speed ratio enables rapid transmission of recorded 
information while the satellite i s  within range of the receiving station. The record time for 
each recorder i s  approximately 108 minutes; the playback time i s  approximately 3.6 minutes. 
The two tape recorders provide 2-orbit storage capability by turning off one recorder (by 
ground command) at the end of the first orbit, and letting the second recorder store second 
orbit information. Then the two tape recorders are dumped (by ground command) sequentially 
during a 7.2 minute interval over a receiving station. 
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The TME unit command switching relays present a single coi l  interface to the Nimbus 
C clock. Both ends of a l l  coils are floating with respect to each other, and with respect to 
-24.5 volt power and return. Additional relays isolate clock commands from the circuits they 
control in  the two tape recorders. For example, the tape recorder automatically generates a 
pulse to switch the TME unit relays back into the record mode at the end of the play-back 
function initiated by ground command. This automatic pulse directly operates a TME unit 
relay; therefore, an isolation relay i s  provided to achieve maximum isolation between the 
clock commands and a l l  subsystem power and power-return lines. 
There are two record amplifiers, one connected to each of two tape recorders, to satur- 
ate the tape with the split-phase Mark 0 data. Each record amplifier i s  connected to only 
one record head and tape recorder. The single record/playback head in  the recorder i s  
switched between the record amplifier output and the playback amplifier input. Since the 
record amplifier i s  of the saturated type, current i s  always flowing in  the head winding and 
the magnetic tape particles are always being aligned in  one of the two possible directions. 
The inputs to the two record amplifiers are isolated in the PCM unit by separate output resis- 
tors so that each record amplifier effectively has i t s  own driving source. 
Two playback amplifiers are provided, each one being connected to a separate record 
head through the record/playback switching relay described above. The input data frequency 
from the recorder i s  7.5 kc for a l l  data ZERO'S and 15 kc for a l l  data ONE'S because of the 
1 :30 increase in  tape speed from record to playback. The input voltage is approximately 40 
mi  I livolts, peak-to-peak . 
The summing network and summing amplifier combine the different signals programmed to 
modulate the beacon transmitter. The summing network i s  passive and nonredundant . There 
are two input/output block-redundant summing amplifiers operated as class A amplifiers that 
provide maximum signal isolation i n  the event of a failure. 
The relay switchable operating commands are use summing amplifier 1 or use summing 
amplifier 2. One summing amplifier must be on at a l l  times since the 10-kc modulated time 
code i s  used as a beacon and i s  transmitted during the major portion of the orbit time (except 
during recorder playback) through one or the other of these summing amplifiers. 
Only the input and output signals are relay switched and the power line i s  returned to 
the -24.5 volts regulated bus so that both summing amplifiers have power whenever power is 
applied to 
a. 
b. 
C.  
d. 
e. 
the TME unit. The outputs applied to the summing network are: 
Ten kc time code from clock (MMlOA). 
Time code plus PCM real-time data. 
Playback data from recorder 1. 
Playback data from recorder 2. 
Time code emergency bypass. 
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There are five telemetry monitor 
temperature and must be applied to an 
points in  the TME unit. One i s  TME unit internal 
analog channel gate in the PCM unit. This circuit 
identical to the two PCM unit circuits. The remaining monitor points are applied to digital 
channels within the PCM unit and verify, in real-time, that the relays have received the 
following commands from the clock and have switched to the new position. 
a. Recorder channel 1 - power on (power on produces a data ONE and power off 
produces a data ZERO). 
1 
b. Recorder channel 2 - power on (power on produces a data ONE and power off 
produces a data ZERO). 
c. Recorder 1 - record mode (record mode produces a data ONE and playback mode 
produces a data ZERO). 
d. Recorder 2 - record mode (record mode produces a data ONE and playback mode 
produces a data ZERO). 
3.2.1 MAJOR PHYSICAL AND ELECTRICAL CHARACTERISTICS, 
This paragraph outlines major physical and electrical characteristics of the current 
improved Nimbus B TME Unit. Descriptions cover physical dimensions of the unit and the 
mechanical and electrical packaging concepts employed in  i t s  manufacture. Printed circuit 
card packaging, interconnecting, reference designations, and their relative locations within 
the assembly are discussed. In addition, signal characteristics of the TME are tabulated 
describing their functions and operating parameters. 
3.2.1 .1 
physical c 
PHYS lCAL CHARACTERISTICS. Table 5 contains a listing of the primary TME 
nsists of a cabinet enclosure that contains three 
multilayer printer-circuit cards. These cards are hard-wired to connectors for interface cab- 
ling. Modules, relays, and piece parts are mounted on the cards with hard-wiring used for 
circuit connections. The TME unit contains the following modules and assemblies: 
b. 
C. 
d. 
e. 
f. 
g o  
Two playback amplifiers. 
Two summing amplifiers e 
Five signal monitor circuits. 
Seventeen control relays. 
Five gain controls and zener diode. 
One coaxial, two 61-pin male, one 85-pin male, and one +socket female 
connector on the front panel. 
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Table 5. ?ME Physical Characteristics 
___- 
--'-ChTaFteri s t i  c 
__l_-_l 
Size 
Weight 
Housing 
Design 
Finish 
Connectors 
Manufacturer 
TY Pe 
Environmental Protection 
Locking Device 
Packaging Concepts 
Printed-Circuit Card Type 
Internal Connections 
Internal Vi bration isolation 
Compression-loaded 
Componen t Packaging 
Nimbus B 
4 in. x 6 in. x 6.5 in. 
4.25 Ib. 
llll_ 
Closed Box 
Electroless Nickel 
Deutsc h, Cannon (Mu I tipin) 
GRFF (Coaxial) 
Standard Types 
Yes 
Bayonet- loc k 
Screw- lock 
Screw-on 
2-sided and 4-layer M/L 
Hard-wiring 
Yes 
Yes 
Modular and Planar 
The record/playback amplifiers, two summing amplifiers, and monitor circuits are 
located on one cordwood-type modular assembly i n  the center of the TME unit. 
The relays are mounted on two printed-circuit cards with eight relays on card No. 1 
and nine relays on card No. 2. Al l  relays provide DPDT contacts. Thirteen relays are the 
magentic latching type, and the remaining four relays are standard nonlatching type. 
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The five gain control potentiometers are accessible at the front panel for adiustment 
of modulation levels into the transmitter. 
The zener diode i s  located on the front panel of the TME unit for convenience only 
and is used to provide overvoltage protection for the PCM unit multiplexer. 
Connector J1 i s  a TNC coaxial connector for the TME unit output signal to the trans- 
mitter. Connector 52 provides connections for -24.5 vdc PCM unit emergency power, -24.5 
vdc temperature sensors, chassis grounds, six (-24.5 vdc) lines from the Nimbus regulated 
voltage bus, and analog and digital signal grounds. Connector J3 provides connection for 17 
relay commands, clock, and timing signals. Connector 54 provides connections to the PCM 
unit and to each tape recorder. Connector J5 provides PCM and TME monitor points. 
As with the PCM, the packaging concept for the TME unit utilizes a compression- 
loading technique that places the electronic under a load using light-weight polyurethane 
foam potting and spacer material The resultant package provides protection to the electronics 
from the exposed dynamic environments. 
3.2.1.1.1 
loaded electronics assembly. This technique effectively integrates the electronics into one 
mass, allowing use of a thin-walled light-weight housing design. 
MECHANICAL PACKAGl NG . As with the PCM, the TME unit consists of a pre- 
The housing assembly consists of three separate parts; the housing bottom, cover, 
and front panel. The housing bottom i s  fabricated by machining of a monolithic magnesium 
block. The cover i s  a hollow magnesium panel which, when f i l led with foam and rigidized 
by a bonded-on plate, forms a rigid light-weight structure capable of withstanding the bending 
moments caused by preloading. The front panel i s  a machined magnesium plate that provides 
support of the TME in  the spacecraft and provides mounting for the external connectors, fault 
protection diode, and variable resistors. 
Internally, the relay card assemblies, the shield cards, and the module card assem- 
bly are separated by both foam and fiberglas loading shims. This grouping i s  isolated from the 
housing bottom and housing top cover by foam silicone rubber strips which provide vibration 
isolation. The strips also provide resonance control by contacting the perimeters of both the 
box and the electronic assembly, thereby minimizing vibration displacement of the electronics. 
Except for the lack of an internal support structure and the differences outlined 
above, the mechanical packaging of the TME i s  nearly identical to that of the PCM. 
3.2.1.1.2 ELECTRONICS PACKAGING. The circuits within the TME can be grouped into 
five basic functional groups. These groups are the relay and noise suppression circuits, the 
record amplifier, the playback amplifier, the summing circuits, and the temperature monitor- 
ing circuit. A review of this grouping, together with a study of the electrical requirements, 
indicated that optimum design would result from packaging the record amplifier, playback 
amplifier, temperature monitor circuit, and the fixed value components of the summing cir- 
cuits into welded cordwood modules. These circuits are packaged into four modules as follows: 
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Circuit 
Record Amplifier 
Play back Ampi i f  ier 
Monitor Circuit 
Summing Circuitry 
Tota I 
1 
No. of Module No. of Modules 
Types Per TME 
1 2 
1 1 
1 1 
3 4 
- - 
1 
I 
3 
I 
Reference 
Designation 
A1 
i . . ,I 
Card Packaging 
Nomenclature Technique 
Relay Card Assembly (Ty I) Planar i t 
a 
A2 Ground Curd --- I 
Since there are two separate recorders, two sets of record/playback amplifiers are needed. 
For electrical reasons, record amplifier No. 1 i s  located in the module with playback ampli- 
fier No. 2 and record amplifier No. 2 i s  packaged with playback amplifier No. 1. The 
modules are electrically interconnected by soldering the modules to printed-circuit cards. 
The variable resistors employed in  the summing circuits are located on the front panel so that 
the adjustments are accessible externally. 
The re lays and their associated noise suppression components are mounted directly 
onto printed-circuit cards in  a planar manner. interconnection i s  effected through solder con- 
nections to the cards. 
The module card i s  a single-sided card with plated-through holes. One such 
module card assembly i s  required i n  the TME. 
The relay cards are four-layered M/L cards, with circuitry located on a l l  but the 
top layer (the layer on which a l l  of the components are located). One each of two types of 
relay card assemblies are required in  the TME 
Two ground plane shield cards are used in  each TME. These cards are placed be- 
tween each relay card assembly and the module card assembly to block stray signals that might 
be emitted by the relays. The shield cards prevent such signals from adversely affecting the 
circuits in the module card assembly. 
The location of these card assemblies and their reference designations are listed 
in table 6 and i I lustrated in figure 43 
Table 6. TME Unit Card Assemblies and Reference Designations 
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Figure 43. TME Assembly - Spreadout Configuration 
3 -9 
3 
"" i 
1 
a 
i 
1 
Card 
Nomenclature 
---I_ 
Record/Playback, Summing Amplifier, 
and Monitor Assemblies 
Ground Card 
Table 6. TME Unit Card Assemblies and Reference Designations (Continued) 
Packaging 
Technique 
Cordwood Module 
- 
Reference 
Designation - 
A5 Relay Card Assembly (Ty I I )  Planar 
Input signa Is : 
Split-phase, real-time serial data 
Split-phase, for recording, serial data 
Time code (MM 1OA) 
3.2.1.1.3 SYSTEM ASSFMBLY AND TEST. The init ial  step i n  the assembly of the TME i s  
preparation for unit test. The relative simplicity of this unit i s  such that except for the usual 
module tests, no subunit tests are required. To prepare the TME for unit test, the card assem- 
blies and their associated connectors are hard-wired together, the ground plane cards are 
installed in  the proper locations, and the assembly is mounted to the front panel. The unit i s  
then secured to a holding fixture in which init ial  unit checkout i s  performed. Following check- 
out, the assembly i s  removed from the fixture and the appropriate compression shims are 
installed. The assembly i s  then installed in  the housing, the top panel is positioned, and a 
hydraulic press i s  used to apply a predetermined load to the stack. While the load i s  main- 
tained, the top and front panels are secured. The TME unit i s  removed from the hydraulic 
press and is then ready for final test. 
2.8 v p-p nominal 
6.0 v p-p nominal 
1 .O v p-p nominal 
3.2.1.1.4 
maintenance (field and depot) are feasible to provide repairability of the TME to the compon- 
ent level. Since troubleshooting on the field may not be considered expedient, the unit i s  
designed to be easily removed and replaced in  the spacecraft without the use of special tools. 
MAi NTAl NAB! LITY AND REPAIRABILITY . As with the PCM, two levels of 
At depot level, the electronics are easily removed from the housing through the 
use of a hydraulic press. Standard repair procedures are used to remove and replace the 
foamed modules from their card assemblies, and to remove the potting foam and components 
from the defective module. Component replacement on the planar-packaged cards (relay/ 
component cards) i s  effected by fanning the card stack apart (figure 43), unsoldering the defec- 
tive component, and soldering the replacement onto the card. 
3.2.1.2 
primary electrical characteristics of the Nimbus B TME Unit. 
ELECTRICAL CHARACTERISTICS e Table 7 contains a listing and summation of the 
Table 7. TME Electrical Characteristics 
Input power : 
Current 
Voltage 
0.5 watt maximum 
20 ma dc nominal 
24.5 vde reg buss 
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Table 7. TME Electrical Characteristics (Continued) 
Input signal frequency: 
Split-phase data 
Time code (MM10A) 
Output signals: 
Time code 
Time code and real-time data 
Playback data 
Output signal frequency: 
Time code 
Time code and real-time data 
Playback data 
Record time: 
Each recorder 
Playback time: 
Each recorder 
250 cps (All ZERO'S) 
500 cps (All ONE'S) 
10 kc 
630 k40 mv p-p 
630 k40 mv p-p 
630 k40 mv p-p 
Same as input 
Same as input 
7.5and 15 kc 
(30 x split-phase input 
record frequency) 
108 minutes approximately 
3 minutes approximately 
3.2.2 FUNCTIONAL BLOCK DIAGRAM DlSCUSSION 
The functional description of the Nimbus B TME Unit is discussed on a general level 
covering each functional subassembly and i t s  operating characteristics. The discussion i s  
briefly extended to include the tape recorders and transmitters for clarity and a better under- 
standing of overall system operation. 
3.2.2.1 
ing system and signal amplifier that functions as an interface between the Nimbus B PCM Unit 
GENERAL DISCUSSION e The TME i s  primarily a command and control relay switch- 
and the GFE (Government Furnished Equipment) tape recorders and transmitters. Signal 
switching performed in the TME i s  either ground controlled or self-driven depending on the 
operational mode the Nimbus satellite i s  i n  at the moment. 
As shown in  the block diagram, figure 44, the control switching network acts as an 
interface between a l l  TME-contained subassemblies and control their operation. Through com- 
mand switching the TME can modulate the transmitter with the 10-kc time code from the 
clock, or mix the time code with real-time output data from the PCM, and at the same time 
record this PCM data on two tape recorders. The transmitted real-time information provides 
a beacon signal, while the tape recorders store data when the satellite i s  out of range of a 
ground receiving station. Each tape recorder i s  capable of storing the data accumulated 
during one orbit, and the 30:l playback speed ratio enables rapid transmission of recorded 
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The tape recorders are housed in pressure-sealed containers ut i  l i r ing “0” ring 
seals that maintain a pressure differential of 15 psi. A pressure transducer and two tempera- 
ture thermistors are contained within each housing and are provided to measure internal pres- 
sure and temperature. These measurements are provided as part of the PCM te femetry data. 
Each tape recorder contains a record motor and a playback motor. The record 
motor i s  a 2-phase, 100-cps, hysteresis synchronous motor having an input power no greater 
than 1-1/4 watts during the record mode. The input to the motor power supply is from the 
Nimbus -24.5-volts, *2-percent, regulated power supply. In turn, the tape recorder power 
supply produces a 100-cps, 18-volts, f20 percent, peak-to-peak 2-phase square wave. Input 
transients no greater than 0.25 volts, peak-to-peak, ure generated. 
The playback motor is a 100-cps, 2-phase, hysteresis synchronous motor with power 
input requirements no greater than 4 watts during the playback mode. The motor is capable 
of attaining a playback speed of 12-inches per second in  less than 6 seconds. A compensating 
motor provides momentum compensation to reduce impulse and gyroscope effects on the spa e- 
craft during the playback mode. Total residual angular momentum never exceeds 75 x 10 
inch-pounds-per second. The compensation motor does not consume more than 2 watts of 
power. Telemetry monitoring of each phase of each motor is provided. 
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Performance characteristics of the tape recorders are listed i n  table 8. 
Table 8. Tape Recorders - Performance Characteristics 
Function/l tem 
Amplitude modulation 
Playback pulse 
Tape speed 
Record 
Playback 
Record/Playback ratio 
Channe Is 
Signa I -to-noise ratio 
Record frequency 
Playback frequency 
Input sensitivity 
C harac teris tic/Parameter 
Does not exceed 10% at a 16,500-cps 
playback frequency over a temperature 
range from - 5 ’ ~  to +55Oc. 
0.015-second duration (minimum) 
0.4-inch per second 
12-inches per second 
1:30 *1% 
1 
40 dB 
100 - 500 CPS 
3,000 - 16,500 CPS 
12.6 mi I livolts (peak-to-peak) 
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Table 8. Tape Recorders - Performance Characteristics (Continued) 
"1 
"i s 
i 
I 
Func tion/l tem 
Recording time 
Playback time 
Timer time 
Overlap time 
Starting time 
Power consumption 
Record mode 
Playback mode 
Record motor current 
Playback motor current 
Momentum motor current 
Harmonic distortion 
Record/Playback head 
Record current 
Record bias current 
Input Impedance 
Playback output voltage 
Telemetry voltage output range 
Record, playback, and momen tun 
motor output impedance, phase 
Aand B 
zharac teristic/Parameter 
108 minutes (nominal) 
rimer time minus 3 f l  second 
2 19 rt 1 seconds 
3 k l  seconds 
5 seconds (maximum) 
Less than 2 watts 
Less than 12 watts 
Less than 70 ma dc 
Less than 250 ma dc 
Less than 250 ma dc 
Less than 5% 
1 .O ma f0. 1 ma 
2.3 ma k0.5 ma at 8,000 cps 
Inductance = 84 mh *5% 
DC resistance = 11.4 ohms at 1 kc with 
1 volt  
50 *15 mv 
0 to -6.4 volts dc 
lOOK ohms across 40 $d capacitor 
\ 
3-1 4 
- 1  
f 
i 
a 
information while the satellite i s  within range of the receiving station. The record time i s  
approximately 96 minutes; the playback time is approximately 3 minutes. The two tape record- 
ers provide 2-orbit storage capability by turning off one recorder (by ground command) at the 
end of the f i r s t  orbit, and Jetting the second recorder store second orbit information. Then 
the two tape recorders are dumped (by ground command) sequentially during a 6-minute inter- 
val over a receiving station. 
3.2.2.1.1 
prises 17 control relays mounted on two printed-circuit cards containing nine relays per card. 
A l l  relay coils (or parallel relay coils) contain 2 parallel diodes in  series with the input com- 
mand voltage and another 2 diodes connected i n  series across the coil. The diodes provide 
isolation and reduce noise generation. A l l  18 relays have DPDT contacts with 14 relays 
having magnetic latching with two separate command coils (relay operates like a set-reset 
flip-flop). The remaining four relays are nonlatching (standard) relays with one command coil. 
The nonlatching relays are used to drive four parallel latching relay coils. The relays are 
connected i n  this manner to reduce the total load on the Nimbus C clock command circuits. 
COMMAND SWITCH1 NG. The Nimbus B TME command switching network com- 
The 14 latching relays have a dc coi l  resistance of 230 ohms, and the four non- 
latching relays have a dc coi l  resistance of 210 ohms. Al l  relays operate with a nominal 12 
volts and the DPDT contacts are rated at 3 amperes, dc. Two parallel resistors are connected 
in series with the command voltage to reduce the drive to the relays that are energized directly 
from the -24.5 volt power line. Since the tape recorder automatically switches the relays 
back to the record mode after three minutes in the playback mode, the two nonlatching record 
command relays provide signal isolation between the Nimbus C clock record command and the 
tape recorder record command. The isolation i s  necessary for proper operation of the clock 
output circuits. 
The following command signals control the relays and perform a l l  TME and PCM 
switching functions: 
Channel No. 1 - Power ON 
Channel No. 1 - Power OFF 
Channel No. 2 - Power ON 
Channel No. 2 - Power OFF 
Recorder No. 1 - Record 
Recorder No. 1 - Playback 
Recorder No. 2 - Record 
Recorder No. 2 - Playback 
Summing Amplifier No. 1 ON - No. 2 OFF 
Summing Amplifier No. 1 OFF - No. 2 ON 
PCM Power No. 1 ON - No. 2 OFF 
PCM Power No. 1 OFF - No. 2 ON 
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Time Code Normal 
Time Code Bypass 
Time Code ON - PCM Real Time OFF 
Time Code ON - PCM Real Time ON 
3.2.2.1.2 
of two tape records through the command switching network, to saturate the tape with split- 
phase Mark 0 data. Each record amplifier i s  driven from a separate, isolated source in  the 
PCM unit to achieve maximum isolation and redundancy. The PCM output circuit contains 
buffer amplifiers or drivers that isolate the NRZ-to-split-phase code source from the load. 
The second amplifier receives both phases of the split-phase signal. A single record/play- 
back head in  the recorder i s  switched between the record amplifier output and the playback 
amplifier input. Since the record amplifier i s  of the saturated type, current i s  always flowing 
i n  the head winding and the magnetic tape particles are always being aligned in  one of the two 
possible directions. The normal record data frequency varies from 250-cps for a l l  data 0's to 
500-cps for a l l  data 1'5. 
RECORD AMPLIFIERS. There are two record amplifiers, one connected to each 
3.2.2.1.3 PLAYBACK AMPLIFIERS. 
connected to a separate record head through the record/playback switching relay described 
previously. Both the record and playback amplifiers use the same tape recorder head winding. 
The winding i s  relay-switched to the desired amplifier. As the winding i s  switched to desired 
amplifier, a second relay, operating in  parallel, applies -24.5 volts to the desired amplifier. 
Thus, the unused amplifier is not connected to -24.5 volts nor to the record/playback winding 
and only one amplifier i s  in operation at any given time. The playback amplifier data input 
frequency i s  30 times that of the record frequency (the playback motor operates the tape 30 
times faster than the record motor). Therefore, the maximum playback frequency (all ONE'S) 
i s  15 kc and the minimum frequency (all ZERO'S) i s  7.5 kc. In normal operation, the record 
amplifier records data on the tape recorder for approximately 90 minutes and the playback 
amplifier then plays back this data for approximately 3 minutes. After playback, the recorder 
automatically switches a l l  circuits back to the record mode. 
There are two playback amplifiers wi th  each one 
3.2.2.1.4 SUMMI NG NETWORK. The summing network and a summing amplifier combine 
the different signals programmed to modulate the beacon transmitter. The summing network is 
passive and nonredundant . There are two input/output block redundant summing amplifiers 
that provide maximum signal isolation in the event of a failure. 
The two summing amplifiers are conventional operationa I amplifiers and are con- 
tained in  one module. The -24.5-volt power line i s  connected to both amplifiers in  parallel, 
and complete signal or redundancy isolation i s  achieved by relay switching both the inputs and 
the outputs. Thus, only one amplifier at a time can be connected between the summing junction 
and the coaxial cable to the transmitter. The summing junction functions under relay control 
to present any one of the following signals to the amplifier: (1) IO-kc modulated time code, 
(2) 10-kc modulated time code mixed with real time PCM split-phase data, (3) playback of 
recorded data from channel 1 recorder, (4) playback of recorded data from channel 2 recorder, 
and (5) emergency by pass 10-kc modulated time code plus playback data from either recorder 
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i f  the playback mode i s  commanded. Each of the circuits that develop these signals includes 
an adiustment potentiometer to control the output signal amplitude to the transmitter. 
When mixing time code and PCM real-time data in the summing network, the time- 
code amplitude to the summing network is halved through relay contacts and a precision voltage 
divider. Thus, the time code and PCM real-time data each contribute one-half the total 
signal amplitude to the summing junction. 
The summing amplifier module contains two identical operational amplifiers. 
Either of these amplifiers can be selected as the output summing amplifier for the TME unit. 
Amplifier selection i s  accomplished by relay switching the input of the amplifier to the com- 
bining resistor network, and simultaneously switching the output of the amplifier to the trans- 
mitter input cable. The amplifiers, when connected to the input combining network, perform 
the summing function for the various input signals. The amplifiers also provide gain adjustment 
for each signal without affecting the gain settings of the other inputs. The gain i s  controlled 
by adjusting the resistance of the input resistor in  the combining network. 
Relay switchable operating commands are use summing amplifier 1 or use summing 
amplifier 2. One summing amplifier must be on at a l l  times since the 10-kc modulated time 
code i s  used as a beacon and i s  transmitted during the major portion of the orbit time (except 
during recorder playback) through one or the other of these summing amplifiers. 
Only the input and output signals are relay switched. The power line i s  returned 
to the -24.5 volts regulated bus so that both summing amplifiers have power whenever power 
i s  applied to the TME. 
3.2.2.1.5 TELEMETRY MONITORS. 
One i s  TME temperature and must be applied to an analog channel gate in the PCM. This 
circuit i s  identical to the two PCM circuits. The remaining monitor points are applied to 
digital channels and verify, in real-time, that the relays have received the following commands 
from the clock and have switched to the new position. 
There are five telemetry monitor points in  the TME. 
a. Recorder channel 1 - power on (power on produces a data "1  I' and power off 
produces a data "0"). 
b . Recorder channel 2 - power on (power on produces a data " 1  It and power off 
produces a data "0"). 
c . 
mode produces a data "0"). 
Recorder 1 - record mode (record mode produces a data " 1  'I and playback 
d . 
mode produces a data ''0''). 
Recorder 2 - record mode (record mode produces a data "1 'I and playback 
3.2.2.1.6 TAPE RECORDERS. 
These are government-furnished single-channel magnetic tape recorders manufactured by Ray- 
mond Engineering Laboratories * 
Two recorders are used in  the PCM telemetry subsystem. 
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SST- 100-05 solid-state, ampli tude-modu lated transmitter, manufactured by Hughes Aircraft 
Company and GFE to Radiation. For increased reliability, two transmitters are used i n  a 
redundant configuration and are housed in one 6 x 2 x 6- 1/2-inch Nimbus module. 
TRANSMITTERS. The RF link for the PCM telemetry subsystem i s  a model 
The transmitters are block-redundant and are switched by three latching relays 
within the housing. The first relay turns the -24.5-volt, Q-percent, power supply on and off; 
the second relay switches the -24.5-volt, &?-percent, and modulation signals to the selected 
transmitter; and the third relay operates i n  parallel with the second relay and connects the 
antenna to the appropriate transmitter . 
Each transmitter produces a power output of 0.25 watts (minimum). 
3.3 NIMBUS B QUALIFICATION AND FLIGHT MODEL MODIFICATIONS. 
No  major problems appeared imminent that required structural modifications. Certain 
design changes became desirable in the Nimbus Study TME and were accomplished in the Nimbus 
8. Changes in the electrical design occasioned some minor changes in TME packaging. Sig- 
nificant changes occurred in the relay control circuits and their fuse sources. These changes 
are discussed in  the following paragraphs. 
3.3.1 ELECTRICAL DESIGN CONSIDERATION 
The Nimbus Study TME electronic circuits have been fabricated "as i s "  for the Nimbus 
B program. However, there have been significant changes in the relay wiring which affects 
both the relay functions and the input -24.5 volt fuse circuits that provide power to the tape 
recorders, record and playback amplifiers, summing amplifiers, and PCMs 1 and 2. These 
changes have been made to improve the overall reliability so that a single fuse failure in the 
playback mode wi l l  prevent a catastrophic failure resulting i n  total PCM real-time data loss. 
In addition to modifying the relay control circuits, some internal TME wiring has been mod- 
i f ied to reduce crosstalk and noise that appear on the TME output modulation signal to the 
transmitter. 
These changes are as follows: 
a. The playback command interlock relays have been removed. 
b. An emergency power relay has been added to allow the PCM and Time Code to 
modulate the transmitter with both tape recorders turned OFF. 
c. The fuse sources supplying power to the tape recorders and tape recorder control 
relays have been changed to improve channel power line isolation in  the event of a blown fuse. 
d. input -24.5 volt dc lines 1 through 4 are unchanged, but lines 5 and 6 have been 
made block (or para 1 lei ) redundant from the Nimbus Regulated Bus. 
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e. The 100-cps signal lines from the Nimbus clock to the two tape recorders going 
through the TME unit, have been replaced with shielded lines and rerouted to reduce cross- 
talk and noise appearing on the TME output modulation signal to the transmitter. 
3.3.1.1 
that would allow both recorders to playback at the same time, so the two interlock relays 
K6 and K14 were originally provided. Thus, i f  tape recorder No. 1 were playing back data, 
tape recorder No. 2 could not be commanded to the playback mode unti l after tape recorder 
No. 1 automatically went back into the record mode. These two relays (K6 and K14) are 
present in the Nimbus Study TME. However, because of certain failure modes, they have 
been removed from the Nimbus B TME (figure 45). Thus, i f  both Nimbus B recorders are com- 
manded to the playback mode at the same time, the output data wi l l  be scrambled because 
both recorders can playback simultaneously. The interlock relays were removed because i f  
one channel's relay failed i n  the playback mode, i t  would not allow the other channel to be 
commanded to playback, which would allow one relay failure to fai l  both channels in  the play- 
back mode, while at the same time i t  would fa i l  the PCM real-time data train. Thus, one 
interlock relay failure could remove a l l  data to the transmitter except for time code bypass 
data, which would effectively fa i l  both PCMs. 
PLAYBACK COMMAND INTERLOCKS . It i s  undesirable to give a wrong command 
3.3.1.2 EMERGENCY POWER OPERATION. The Nimbus Study TME summing amplifier 
power can be turned OFF if both recorder channels are commanded OFF. In this case, the 
beacon transmitter would also be useless since i t  would not receive a modulation signal. The 
recorder channel power relays also control power to the PCM unit. These featuresare undesir- 
able from a systems engineering point of view; therefore, the circuits are modified i n  the N i m -  
bus B program. 
In the Nimbus B TME the summing amplifiers are powered full-time as long as power 
i s  applied to the TME unit from the Nimbus Regulated Bus. Thus, the 10 kc modulated time 
code signal from the Nimbus clock can always modulate the beacon transmitter regardless of 
other TME commands. The power is applied to the summing amplifiers through fuse No. 5 during 
normal operation (channels 1 and/or 2 operating) and is supplied by fuse No. 6 during emer- 
gency operation. 
Past experience has shown that mechanical devices with moving parts are the weak- 
est parts of any spacecraft. Thus, on the Nimbus B program, the PCM real-time data function 
must be made independent of the two recorders, so power to the PCM i s  supplied through fuse 
No. 2 (channel No. 2 on) and fuse No. 3 (channel No. 1 on) i n  the normal modes, but in an 
emergency, this power is supplied through fuse No. 6 (vdc 6 line). Fuse No. 6 i s  thus termed 
the PCM Emergency Power input and is control led by a new relay (K19) shown in  figure 45. 
When the PCM Emergency Power on command i s  given, power i s  supplied through vdc 6 to 
either PCM No. 1 or No. 2 and to both summing amplifiers wi th  both recorder channels in  the 
power off condition. If either recorder i s  commanded on and to the record mode, the emergency 
power relay (K19) i s  reset to normal, In the normal operating condition, fuse No. 6 is used 
only to supply relay power to channel No. 2's playback and record command relays (K12, K13 
and K15). 
-
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3 -3.1.3 
playback interlock relays (K6 and K14) could cause a catastrophic system failure i n  the event 
one recorder failed i n  the playback mode. This explanation also holds true i f  fuse No. 5 
(vdc 5 line) i s  blown in  the Nimbus Study TME since vdc 5 line supplies relay command power 
to both recorder-control relays for both clock commands and the automatic record command at 
the end of 3 minutes of playback data. Therefore, i f  this fuse i s  blown in  the Nimbus Study 
TME by the playback function, then a l l  PCM data i s  lost and only the time code bypass func- 
tion i s  available. The Nimbus B power lines have been rewired to prevent such an occurrence. 
RECORDER POWER LINE REW RING , As it has been previously explained, the 
In the Nimbus B TME, the power supply lines between the two recorder channels 
have been isolated, and are also isolated between the clock command power and the recorder 
automatic command power. Thus, if an automatic command blows a fuse a clock command can 
be given to place that channel back to the record mode and then the channel power can be 
turned off. At this time, the redundant tape recorder must be used by PCM real time data i s  
back i n  normal operation. I f  the clock-command relay power fuse blows during playback, then 
the automatic command from the recorder wi l l  reset the relays to the record mode at the end of 
3 minutes of playback data, and again the PCM real time data i s  available. 
Table 9 shows the loads applied to the six TME input fuses. Observe that fuses 1 
and 4 have identical functions, fuses 2 and 3 have identical functions, and fuses 5 and 6 
have identical functions.. Also observe that fuses 2, 3 and 6 supply power to the PCM, and 
fuses 5 and 6 supply power to the summing amplifiers with different fuses supplying power in  
different modes of operations. 
-24.5 vdc 
Number (Fuse No.) 
1 
4 
2 
3 
5 
6 
Fuse Applies Power To: 
PCM when Channel 2 is ON 
PCM when Channel 1 is ON 
Identical Functions 
I Relay Power (K4, K5, K7) for Recorder No. 1 Relay Power (K12, K13, 15) for Recorder No. 2 Functions lden tica I * 
*In addition to Relay Power Fuse No. 5 Supplies Normal Operating Power to the Summing Amps 
and Fuse No. 6 Supplies Emergency Power to both Summing Amps and the PCM. 
3.3.1.4 REDUNDANT POWER LINES. 
redundant from the connector pins to the TME card pads. Input -24.5 vdc No. 5 can be fed 
into the TME on connector pins 52-12 and/or J2-61 while input -24.5 vdc No. 6 can be fed 
into the TME on connector pins 52-1 and/or J2-59. This redundancy provision wi l l  allow 
two external fuses to supply power to each of the two power lines. 
The Nimbus B TME input power lines 5 and 6 are 
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both recorder motor amplifiers are fed through both the Nimbus study and Nimbus. B TME Units 
but are not directly used by the TME circuits. The 100-cps signal i s  an approximate 24 volt 
square wave which creates an undesirable crosstalk problem with the crosstalk noise appearing 
on the modulation signal to the transmitter. TO minimize this crosstalk, a l l  four 100 cps lines 
between connectors 53 and J4 have been shielded in  the Nimbus B TME and in addition the 
junction point for YB1-1 to the PCM has been removed from TME card A w l .  These shielded 
wires are routed as shown in  table 10. 
100 CPS SHIELD1 NG ., The 100-cps power lines used to supply driving power to 
Table 10. 100 CPS Shielded Lines 
i 
100 CPS 
Function 
YAl-1 
YB1-1 
YBl-1 
YA 1-2 
YB1-2 
TME Connector 
Des tination 
Recorder No. 1 
Recorder No. 1 
PCM 1 and 2 
Recorder No. 2 
3.3.2 MECHANICAL PACKAGI NG DESIGN CONSIDERATIONS. 
There were no changes in  the mechanical characteristics of the Nimbus B TME from 
the Nimbus Study TME, but there were some changes in the electrical packaging area. The 
only changes were the replacement of some internal hookup signal wires, including the 100- 
cps line, with twisted shielded-pair wire, along with a different relay card. 
The twisted shielded wire was necessary to reduce the 100-cps line noise, and the 
new relay card was needed for the addition of a new relay (K19) and some changes i n  the 
printed-circuitry a The additional relay now incorporates the capability for switching into 
the emergency power on mode. 
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SECTION IV 
' 
i 
i 
BENCH TEST €QUI PMENT 
4.1, I NTRODUCTl ON 
The Bench Test Equipment (BTE) shown in  figure is a special purpose test set designed 
to test the Nimbus B PCM Telemetry Subsystem. The B performs functional tests on Nimbus 
B airborne telemetry packages consisting of a PCM unit, a TME unit, two tape recorders, and 
a telemetry transmitter. The BTE also tests individual PCM an units, This section of the 
Nimbus B report discusses t h e e r t  performed on this contract 
BTE. This section also briefly describes the present BTE c o n f i e n  with emphasis on a l l  
changes incurred i n  i t s  design to date. Descriptions covering functional, p h , y $ a & - - a n d s  
ational characteristics are presented in  their entirety to i n c l u d w e s  and their impact 
b i v e r a l l  unit operatioz The descriptions entail functional block diagram descriptions 
according to updated logic diagrams. There were 3 BTE's built on this contract. 
elop and fabricate the 
4.2. BTE GENERAL DESCR 
4.2.1. MAJOR CHARACTERIST 
The BTE i s  composed of subunits contained in  a cabinet 70 inches high, 18.5 inches 
wide, and 23 inches deep. The cabinet i s  mounted on four casters bolted to a broad based 
platform which provides balance and stability to the system. The locations, functions, and 
reference designations of the BTE subunit panels are shown in  figure 47. The full length cabi- 
net rear door, front sectional doors, and slide-mounted drawer assemblies permit easy access 
to system subassemblies. Subunits 4A3 and 1A6 are slide assemblies that are held in  place by 
captive screws, while sectional hinged doors provide access to subunits 1Al , 1A2, 1A5, 1A6, 
and 1A8. Subunits 1A4, 1A7, and 1A9 are mounted directly to the cabinet and are accessible 
through the cabinet rear door. To gain access to subunit 1A6, i t  i s  necessary to open the 1A2 
hinged panel. Control panels are mounted on the face of logic drawer 1/43 and the inclined 
control console 1 A5. Control pane s contain mode selection switches, test monitor devices, 
and internal circuit test points. Digital and analog data are programmed at the digital panel 
1 A2, and analog panel 1 A1 , respectively. Circuit breakers and power supply adjustments are 
located on the power chassis panel 1 A8. 
Wiring to and from the horizontal drawer assemblies i s  accomplished through cables 
that interconnect between the drawers and a frame of connectors at the rear of the cabinet. 
In the drawer, the cable connectors mate with connectors mounted on the 50-module contact 
boards. 
' 
Fourteen test cables are included with the test set to permit test interconnections in 
any of the configurations described in the Bench Test Equipment nstruction Manual Test 
connections are made through a connector panel mounted on the side of the BTE. 
Table 11 l i s t s  the BTE primary power requirements, environmental requirements, sig- 
nal inputs, and signal outputs. Five commercial dc power supplies are used in  the BTE. Four 
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Figure 47. Bench Test Equipment, Subunit Designations and Locations 
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of these supplies are contained in  power supply chassis 1A8. The fifth supply i s  in  unit 1A4. 
Table 12 l i s t s  the power rating and purpose of each supply. Primary power i s  routed to al l  
power supplies and the blower motors through a single primary power cable. The system i s  
protected against overload hazards by a 10-ampere circuit breaker. Two uti l i ty outlets, 
located at the bottom front of the cabinet , are also protected by a 10-ampere circuit breaker. 
Table 11 . BTE Signal Characteristics 
lnpu t Power Requirements 
Voltage Current 
Envi ronmen ta I Requirements 
Barometric Pressure 
Humidity 
Temperature 
Signal input 
N o  Load: 
Command To Test Set 
External Input 
SpIit-Phase Real-Time 
Data From TME 
S p I i t- Phase Rea I -T i m e 
Data From PCM 
Time Code MO 
Time Code MMlOA 
Split-Phase Real Time 
(Phase 1 and 2 to Recorders) 
Split-Phase Real Time 
(Phase 1 to TMX) 
Commands 
100 cps YA1 YB1 
115 * lo  vac, 60 cps i t 5  cps single phase 
20 amperes 
27 to 31 inches 
5% to 90% 
70' k2OoF 
4-6 volt pulse 
+1 to -1 1 vdc 
630 k50 mv symmetrical about a -12V dc 
level 
-2.5 to -5.3 volts, peak-to-peak 
0 to -5.4 iO.5 vdc 
Minimum 0.3 kO.l volts peak 
maximum 1 *O .2 volts peak 
+3 to -6 kO.2 vdc 
-2.5 *O .2 vdc to -5.3 i0.5 vdc 
-24.5 vdc nominal 
0 to 23.0 kl .5 vdc 
0 to 5.8 *0.5 vdc 
0 to 5.4 ~ l . 5  vdc 
0 to 5.8 k0.5 vdc I 
4-4 
i 
4 
Location 
i 
i . "  
Function 
Table 12. BTE Commercial Power Supplies 
Nomenclature 
Power Supply 
Power Supply, 
SWR 0-40.0 vdc 
3 .O amperes 
Power Supply, 
M 184.0 vdc 
0.050 amperes 
Power Supply, 
M 9.8 vdc, 
6.0 amperes 
Power Supply , 
M 9.8 vdc, 
1 .5 amperes 
Manufacturer 
Kepco 
Technipower Inc. 
Technipower Inc. 
Technipower Inc 
Technipower Inc. 
4.2.2. SUMMARY OF BTE MODlFlCATlONS 
Provides precision 
voltages from 0 to 
-11 .ll vdc for 
voltage coding. 
Provides power 
to spacecraft 
subsystems. 
Supplies + I  90 vdc 
to unitary decimal 
indicator. 
Provides -1 0 vdc 
kl% for logic 
supply 
Provides +10 vdc 
f l %  for logic 
supply 1 
This section contains a summary of BTE modifications made since publication of the 
BTE manual. 
4.2.2.1. DETAILED DESCRIPTION OF,CHANGES 
a. The BTE previously recognized the sync pattern and ID once each major frame 
and used the signal to reset the bit, word and subframe counters. This was not desirable, 
since the BTE bit synchronizer drops bits when playing back from tape. To obtain a more stable 
operation the BTE was modified to recognize sync independently of the ID. Thus , the bit 
counter and word counter are now reset each subframe. The subframe counter i s  not reset when 
subframe one ID i s  detected concurrent with sync. The subframe counter i s  now driven by a 
combination of word rate and decoding of word 62.5 from the data register. This ensures that 
the subframe counter toggles at the correct bit  time. Originally the detection of word 63 and 
bit  4 from the counter was used. 
b. Considerable jitter was experienced during tape playback. This caused the 
transfer of data into the display register to be incorrect by one or two bits occasionally, 
especially those words occurring just prior to the counters being reset. The two words immedi- 
ately preceding the resetting of the counters are word 1 and word 62 3 ,  both sync words. I t  
4 -5 
t 
d 
I f 
I a i 
i s  desirable to have these words displayed reliably, therefore, the method of generating a 
transfer strobe from the counters for transferring these words was changed. The actual sync 
words are now decoded from the data register and used to generate the transfer strobes. 
c. The input data register was dropping bits due to the overloading of the clock 
driver. This was corrected, as well as several other areas where excessive loading of the 
drivers was a problem, by replacing al l  buffer amplifiers (BA) used to drive the trigger inputs 
of CSR's with complementary drivers (CD). 
d. The analog comparator was modified to provide a more reliable comparison by 
ANDing bit rate with the lower l imit comparator output. 
e. The YAl  and YB1 cfocks were modified to reduce the rise and fal l  times to 3 
microseconds and 6 microseconds, s t i  II within specifications. This reduced cross-talk in  the 
cables, BTE, and PCM subsystem, Twisted shielded pair wire was also added for routing these 
clocks to the connector. 
f. The MMlOA output driver was modified to reduce the output impedance. 
(See drawing 605429, figure 69). 
g. A capacitor was added to module 1A3B6B to e 
the command to test set line. 
h 1 OK resistors were added from TP3, TP4, TP5, 
correct loading of the PCM outputs. 
iminate the effects of noise from 
TP6 and TP7 to ground to provide 
i. The value of capacitor C4 on the bit sync was changed from 0.0018 microfarad 
to 0.0033 microfarad. 
i. The reset line on the time code counter was changed to give correct timing. 
k, Resistors were added to the base inputs of the YA1 and YB1 clock drivers to 
prevent overdriving the base. 
I .  Twisted shielded pair wire was installed in  the cables where noise immunity 
i s  required. Two 0.22 microfarad capacitors were added to cable W-9 to reduce noise spikes 
caused by the switching of YA1 and YB1 e The AWG 24 wire used to supply -24.5 volts to the 
PCM was replaced with AWG 18 wire. Radiation cable assembly wire listings Numbers 112851 
through 112864 contain a l l  of the specific changes in  the test cables, 
4.2.2.2. 
self-test. When operating in self-test mode, word 62.5 (binary 01 11) must be the first four 
bits of the simulated data word for the subframe counter and data display to work correctly. 
The subframe counters wi l l  operate i f  a 01 11 pattern i s  contained anywhere within the simulated 
data word, but word 62.5 wi l l  not be displayed in  the correct bit positions when selected. 
CHANGES IN OPERATION. Operation of the test set was unaffected except i n  
4.2.2.3, LOGIC DRAWING CHANGES. Logic drawings that reflect equipment changes 
since the last issue of the BTE manual are given i n  figures 48 through 59. 
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4.3 FUNCTIONAL DESCRIPTION 
--I 
I 
i , 
I 
" *  
This paragraph contains the functional description of the BTE. The discussion i s  limited 
to a functional block diagram level. The detailed theory of operation can be found in  the 
BTE Instruction Manual delivered under this contract. 
Operating in  two major modes , manual and scan, the BTE generates and provides simu- 
lated signals and commands to the PCM Telemetry Subsystem under test. Primary signal sources 
are shown in figure 60. The control signals, commands, and timing provided by the BTE are 
those normally provided by the satellite-borne Nimbus clock. Analog and digital data repre- 
senting signals obtained from transducers and test points within the Nimbus satellite are simu- 
lated by operation of toggle switches and applied to the PCM Telemetry Subsystem. When 
testing the operation of PCM and TME units separately, the BTE supplies signals that other 
subsystem components would normally supply. Split-phase Mark-0 data i s  generated within 
the BTE to simulate PCM unit outputs when testing individual TME units. During self-check 
operation, the Mark-0 data can be applied directly to the BTE data reduction and evaluation 
circuits. The data reduction and evaluation circuits accept the data from the PCM Telemetry 
Subsystem or the split-phase generator and then comparing this incoming data with preselected 
analog and digital channel data against established criteria. The results of the data compari- 
son are then displayed on GO/NO GO indicators and supplied to test points for monitoring. 
4.3.1 . MODES OF OPERATION 
4.3.1.1 . MANUAL MODE. 
When operating in manual mode, a particular word and subframe within the format can be 
selected from the control console by thumbwheel switches. The BTE continuously scans the 
data, and when the selected word and subframe time slot occurs within the format, the data 
word in that time slot i s  displayed on the data display section of the control panel. When the 
MANUAL switch i s  in SUBCOM position, both the word and subframe decode gates are enabled, 
and only the selected word in the selected subframe i s  displayed on the control panel. When 
the MANUAL switch i s  in PRIME mode position, the subcom decode gates are disabled and the 
selected word from every subframe i s  displayed, thereby enabling the operator to examine each 
prime word in each subframe. 
The manual mode i s  divided into prime and subcom submodes. 
4.3.1.2. SCAN MODE. 
(1) scan a l l  words, (2) scan digital prime words, (3) scan digital subcom words, (4) scan analog 
prime words , and (5) scan analog subcom words. The BTE scans the type of data selected and 
upon command, compares i t  against either the analog or digital tolerance switches to determine 
i f  the data i s  within tolerance. If the data i s  not within tolerance, an error condition exists. 
In the scan mode, the BTE can be programmed to either stop on an error or to indicate the 
error by visual display. When the BTE i s  programmed for error stopping and an error i s  detected , 
the BTE stops and displays the erroneous data word , the word number, and subframe number. 
To resume operation, the START switch i s  depressed to enable the BTE to again start scanning 
data. The SCAN switch i s  set to the INDICATE position when i t  i s  not desired to stop the BTE. 
In this mode, the BTE does not stop, but produces a pulse for each error detected. The data 
The scan mode i s  divided into five submode scan operations: 
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Figure 60. Bench Test Equipment, Simplified Block Diagram 
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GO/NO GO indicator lights on the control panel indicate whether the data i s  within tolerance. 
When the data i s  out of tolerance, the NO GO indicator i s  energized until the data returns to 
the prescribed tolerances set by the analog and digital switches. The DATA ERROR switch i s  
set to the HOLD position when the system i s  in the indicate mode and when i t  i s  desired to have 
only one error indicated. When the DATA ERROR switch i s  i n  the HOLD position, the first 
error detected by the BTE energizes the data NO GO light. The NO GO light remains ener- 
gized until the START switch i s  depressed to reset the BTE error detection circuits. 
4.3.2. GENERAL THEORY OF OPERATION 
Figures 61 and 62 illustrate BTE signal flow and detailed block diagrams, respectively. 
The BTE supplies several simulated outputs to the PCM Telemetry Subsystem including the Nimbus 
C clock; whereupon, the telemetry subsystem using these inputs returns the data to the 6TE in 
split-phase Mark-0 form for comparison against preselected channel data. A more detailed 
theory of operation can be found in the BTE manual delivered under this contract. 
System timing generated in  the Nimbus clock simulator and the time-code generator 
timing are derived fram a 240 KC crystal controlled oscillator. The oscillator output i s  counted 
down to provide phase 1 and 2 100 cps, 500 cps, 10 cps, and 1 cps clock pulses for transmission 
to the PCM Telemetry Subsystem. Two time code formats are generated: MOand MMlOA. 
These are derived from the 100 KC and 10 KC Nimbus clock simulator outputs. 
Simulated time codes are selected through BTE control panel switch settings. The 
switches can be set to either the ONE or ZERO position with a resulting bit in the associated 
time slot set to either a ONE or ZERO. Time code MO i s  a serial data train of negative pulses 
that are either six milliseconds (ONE bit) or two milliseconds (ZERO bit) wide. (Time code 
format i s  shown in figure 63). A 10-millisecond time slot i s  allotted for each time code bit. 
Units of seconds data appears in the first 100 milliseconds of the time code format, and tens of 
seconds, units of minutes, tens of minutes, units of hours, and tens of hours data occupy suc- 
cessive 100-millisecond time slots. The unused portions of the t ime code format contains 
ZERO'S. The time code generator comprises a strobe generator, a 5-stage shift register and 
decode gates, and a PDM (pulse duration modulation) encoder. The generator driven by the 
10 KC and 100 KC Nimbus clock outputs, produces a switch selected code which i s  converted 
to PDM for transmission to the PCM Telemetry Subsystem and time code MMlOA modulator. 
The MMlOA signal i s  a 10 KC clock modulated by theMO time code output. Al l  time codes 
require switch selection. 
When the BTE is checking the TME unit separately, the BTE supplies split-phase data 
to the TME unit in  place of the data normally supplied by the PCM unit. The split-phase data 
i s  also selected through BTE control panel switch settings, and generated by the split-phase 
Mark-0 data generator. The generator comprises a 4-stage counter and decode gates, a group 
of data word switches, and a split-phase converter, or data generator. The 4-stage counter 
functions as a word generator and i s  driven by the bit rate clock train. The word generator i s  
decoded to produce eight sequential bits during each word period. The eight word bits are 
routed through the data switches where selected logic levels are inserted into each bit before 
application to the split-phase converter. Each data b i t  i s  sampled during the first half of its 
duration. The sample determines the output state of the split-phase Mark-0 output. 
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Analog and digital simulators provide the data normally received by a PCM unit from 
the Nimbus satellite. Twenty-one simulated analog prime channels, nine digital prime words , 
and 40 digital subcom words are switch selected at the control console. 
With the BTE operating in  the Scan-All-Words Mode, the split-phase data from the 
PCM Telemetry Subsystem i s  accepted by the bit synchronizer where i t  is conditioned for con- 
version to NRZ data. The conversion process also generates a bit rate which i s  applied, w i th  
the NRZ data, to a 20-stage shift register. The NRZ data from the synchronizer i s  then shifted 
into the shift register. B i t  rate i s  also routed to a bit counter which develops a word-rate out- 
put for every eight bit-rate pulse inputs. The word-rate output of the bit  counter i s  routed to 
word and subframe counters which count the words and subframes within a maior frame. The 
contents of the word and subframe counters are decoded by decimal decoders which provide 
buffered outputs to drive word and subframe displays on the control console. The sync pattern 
recognizer receives para1 lel outputs from the shift register. The sync pattern circuitry then 
decodes each valid pattern as i t  i s  placed in the register. Two types of sync are received. 
The sync decoder continuously looks for the 16-bit sync pattern which i s  contained in word 
62.5, word No. 1, and the first half of word No. 2. When this 16-bit pattern occurs, a sync 
pulse is generated to set the bit counter and word counter. The unit also searches for ID sync 
which i s  contained in  the last half of word No. 2. When ID sync (0000) occurs and normal 
sync i s  also present, an ID sync pulse i s  generated to set the subframe counter. When the sub- 
frame counter has been reset, the BTE i s  in synchronization. 
The PCM subsystem generates a 260-microsecond pulse 1 millisecond prior to every 
digital word coming into the test set. This pulse i s  used to enable the digital comparator. The 
analog comparator i s  enabled only when the pulse i s  not present. NRZ data from the 20-stage 
shift register i s  parallel-loaded into an eight-stage holding register which is part of the digital 
comparator. At the same time, data i s  serially routed through the analog comparator for com- 
parison with the analog upper and lower l imit tolerance switch settings on the control panel. 
Should the data value be greater than the upper limit tolerance setting, or less than the lower 
l im i t  tolerance setting, an error condition results. If the word i s  digital, the digital compara- 
tor i s  enabled and compares the data in the holding register with the settings of the DIGITAL 
REF WORD switches on the control panel . If an exact comparison i s  not obtained, an error 
condition results. I f  the BTE i s  i n  the scan stop mode when either of the error conditions occurs, 
the BTE stops and displays the word and subframe along with the data word in error. 
, 
Data displays are controlled by a series of word counters and thumbwheel switches on 
the control console. The bit counter word rate output drives a word units counter which in 
turn drives a word tens counter. The output of this counter drives the two subframe counters. 
Parallel outputs of three of the four counters are decoded through decimal decoding gates. 
Selected subcommutated channels are displayed on the control console when the selected number 
i s  reached by the counters. Since these word counters are driven by the input data bit rate , 
a particular word can be extracted for display when the counters reach a predetermined 
decimal count. The selected count i s  determined through thumbwheel switch settings , and 
when the correct number i s  reached, logic levels are applied to the select switches and their 
outputs are ANDed when enabled by the Scan/Manual Control. 
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4.3.3. TEST CABLES. Wire l is ts  for each of the test interconnection cables are contained in 
Radiation cable assembly wire listings Numbers 112851 through 112864. An electrical inter- 
connect box (figure 64) i s  included in cable W13 to permit easy accessibility to frequently used 
test points. Switches on the front of the interconnect box permit checkout of the record/play- 
back amplifiers when performing separate tests on the TME unit. 
Two 0.1 microfarad capacitors are included in cable W6 and two 0.22 microfarad 
capacitors are included in  the W9 cable to shunt to ground noise spikes that are generated under 
certain switching conditions. The capacitors are connected i n  the BTE recorder plugs (W6-P3 
and W6-P4) between PI-14 and PI-7 and ground. The capacitors shunt spikes on the 100 cps 
that are developed due to crosstalk when either channel 1 or 2 are switched to the record mode. 
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SECTION V 
NIMBUS B PCM GROUND STATION MODIFICATIONS 
5.1. INTRODUCTION 
This section discusses the modifications made to the Nimbus B PCM Ground Stations 
(Systems 1, 3, 4, and 5) under this contract and briefly describes the Ground Stations in  the 
latest configurations. After modification stations 1 and 3 became stations 8 and 7,  respectively, 
stations 4 and 5 retained the same numbers. The modifications to the Ground Stations to 
accommodate the Nimbus B formatted data were accomplished on a minimum change and indi- 
vidual station approach. Uniformity of system configuration and compatibility with the modifi- 
cations to the airborne equipment dictated the changes and additions to the PCM Ground Station 
equipment. 
5.2. PCM GROUND STATION CONFIGURATIONS AND EQUIPMENT ALLOCATIONS 
Table 13 shows the old and new serial numbers for the Ground Stations (including System 
6 previously modified to accommodate the new Nimbus B format) and their respective geographic 
location. A more detailed description of the equipment configuration for each location i s  shown 
in figures 65 through 67. 
5.2.1. PHYSICAL DESCRIPTION 
The Ground Station equipment i s  housed in  the cabinets shown in  figure 6. 
ment contained in each cabinet at each individual site i s  depicted in figures 65 through 67. 
Individual illustrations of the principal control panels are shown in figures 68 through 84. 
The equip- 
A l l  Ground Stations have identical cabinet 3/4 configurations (housing the Radiation 
Model 5220A signal conditioner, system control assembly, group synchronizer and power sup- 
plies), analog recorder (Brush equipment) cabinets, Mincom recorder cabinet, and digital event 
recorder cabinets. Each system i s  equipped with time code display units. Time code data i s  
presented on a Nix ie panel and on event recording traces. Simulation and test equipment includ- 
ing a PCM signal simulator, oscilloscope, frequency counter, and RF signal generator i s  con- 
tained in  cabinet 5 for a l l  systems except in the van configuration of System 8. The simulator for 
System 8 i s  contained in  Cabinet 6, which also contains the time code display and digital decom- 
mutator. In the Systems 4, 5, 7, and 8 configurations, Cabinet 6 contains the time code display 
and digital decommutator. 
5.2.2 FUNCTIONAL BLOCK DIAGRAM DISCUSSION (Figure 85) 
The Nimbus B PCM Ground Station receivesand processes telemetered PCM data includ- 
ing time code data from the Nimbus B Satellite System. The data i s  processed real time at a 
500 cps (split phase/single SP/S) bit rate or stored for later playback and processed at a 15 kc 
(SP/S) bit  rate. 
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Figure 68. System Control Front Panel 
Figure 69. Group Synchronizer Front Panel 
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Figure 70. Group Synchronizer Drawer Panel 
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Figure 71. Simulator Panels (Systems 4 and 5) 
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Figure 72. Simulator Panels (Systems 7 and 8) 
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Figure 73. Analog Decommutator Front Panel 
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Figure 74. Digital Decommuta to r  F ron t  Panel 
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'i Figure 75. Time Code Display Front Panel 
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Figure 76. Event Recorder  Front  Panel  
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Figure 77. Brush Recorder Front Panel 
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Figure 78. Computer Input Circuitry Front Panel 
5-1 6 
j :.<;:, 
3 
Figure 79. B i t  Synchronizer (Signal Conditioner 5220A) Front Panel 
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Figure 80. Power Supply (Mid-Eastern) Front Panel 
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Figure 81. Solar Power Supply Front Panel 
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Figure 82. Lambda Power Supplies Front Panels 
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Figure 83. DC and AC Circuit Breaker Panels 
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Figure 84. Telemetry Receiver Front Panel 
5-22 
I I 
i 
i 
' i  
The data format for both the 500 cps and 15 kc signals i s  constant and consists of 
sixteen 63-word frames. The first 16 bits of each frame contains frame sync data, the next 4 
bits contain subframe identification (SFID) data , and the remaining bits contain information 
data including the time code. The first word of each frame contains 4 bits with each succeeding 
word containing 8 bits. Thus, word number 1 contains 4 bits of frame sync, word number 2 
contains 8 bits of frame sync, word number 3 contains 4 bits of frame sync and 4 bits of SFlD 
data , and each succeeding word 8 bits of data. 
The maximum interrogation period for a single pass of the Nimbus B satellite i s  
approximately 15 minutes. Stored data playback time (one orbit) i s  approximately 3.6 minutes. 
Two orbit recording i s  provided to collect data during those orbits when interrogation by the 
Ground Station i s  not possible. 
The serial data input signal is processed in  the system to obtain data synchronization 
and timing to drive system output devices. The computer w i l l  process data according to the 
computer program. Analog plotting of 32 channels i s  available with brush recorders. Analog 
channel selection i s  made by means of a decommutator assembly patch panel. Input video data 
may be recorded on magnetic tape for later processing. Two magnetic tape recorders are pro- 
vided as part of the computer system, enabling partially processed data to be stored for later 
printout. Digital on-off data in  any of fifty-six selected channels i s  available from an event 
recorder. Serial time code i s  decommutated from the format by the digital decommutator and 
t ime code display and displayed. 
The data flow through the system (figure 85) is described in the following paragraphs. 
5.2.2.1. 
from the simulator i s  routed to the system control. Real-time data from the satellite may be 
routed through the system control to the Minicom recorder for later playback. The PCM data 
to be processed i s  routed to the bit synchronizer. 
SYSTEM CONTROL. The PCM Data from the receiver, the Minicom recorder, or 
The system control conditions the bit synchronizer and computer input circuitry to 
handle the incoming data through the use of the 15 kc and 500 cps frequency select squelch 
lines. Remote address strobing of the selected bit  synchronizer data processing circuit i s  also 
provided by the system control uti l izing word rate gated with the nonsync confidence signal 
from the group synchronizer. Manual strobing of the bit  synchronizer may be accomplished 
at any time by depressing the SYSTEM RESET switch on the system control panel. 
5.2.2.2. SIGNAL CONDITIONER 5220-A (BIT SYNCHRONIZER). The bit synchronizer 
i s  a universal type bit  synchronizer designed to accept a l l  forms of serial PCM data. In the 
Nimbus system, the bit synchronizer operating parameters are set up by remote programming 
to accept and process the Nimbus split phase/single (SP/S) data. 
5.2.2.3. GROUP SYNCHRONIZER. The group synchronizer is programmed and recognizes 
the different synchronization codes and outputs synchronization pulses and synchronization status 
levels to the analog decommutator and system control and parallel data to the computer input 
circuitry for routing to the computer system, to the D/A converters, and to the digital decom- 
mutator and time code display. 
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5.2.2.4. ANALOG DECOMMUTATION AND RECORDING, The analog decommutator 
accepts synchronization pulses from the group synchronizer including the subframe identifica- 
tion (SFID) locked indication and outputs transfer pulses to the digi tal-to-analog converters 
for channel selection. The digital-to-analog converters supply analog voltages to the brush 
recorders which have the capability of making an analog recording of any thirty-two channels 
(either prime or subcommutated) , of the real-time or playback A data. The decommutator 
also outputs word and minor frame gate signals to the digital decommutator and time code 
display. 
5.2.2.5. DIGITAL DECOMMUTATION AND TIME CODE DISPLAY. The digital 
decommutator and time code display processes the digital data recorded in certain words of 
the Nimbus B format and drives the system digital recorders and NIXIE time display. The 
decommutator patch panel permits placing any digital word in  the format on any desired 
group of digital event recorder channels. There are sixty signal lines to the recorder. Time 
code data and marker traces are fixed wired to traces 1 and 59 and 2 and 60. Patch selectable 
channels are routed to traces 3 through 58. 
5.2.2.6. COMPUTER INPUT CIRCUITRY AND COMPUTER SYSTEM. The computer input 
circuitry accepts incoming data from the group synchronizer and prepares i t  for entry into a 
computer system. The function of the computer i s  to evaluate selected PCM telemetered 
data in accordance with the program selected and to provide a printout of a l l  telemetered data. 
5.2.2.7. GROUND STATION CHECKOUT. Ground Station checkout capability i s  pro- 
vided by the signal simulator which supplies the signal inputs necessary to independently 
check out any of the subsystems. 
In addition to the independent check-out of the subsystems through the use of the 
signal simulator, the analog recording subsystem can be independently checked out by test 
circuitry which i s  incorporated. 
So that equipment necessary to troubleshoot the system w i l l  be available in the 
field I a dual-trace oscilloscope, RF signal generator and a frequency counter are also 
integrated into the cabinet containing the simulator a 
5.3 .  NIMBUS B GROUND STATION MODIFICATIONS 
5.3.1. GENERAL 
Figure 85 i s  a functional block diagram of the Ground Station. The modified and 
new portions are flagged for identification. It can be seen that the functional signal flow has 
changed very l i t t le. The Teletype Translator and associated signal lines have been removed I 
a new bit synchronizer has been denoted and the Digital Decom and Time Code Display i s  
shown driving an event recorder. The WR sync confirmed signals from the Ground Sync are 
shown routed to System Control resulting i n  address strobe output to B i t  Synchronizer. The 
SFlD Locked Status signal i s  shown routed from the Group Synchronizer to the Analog 
Decommutator for ini t ial  SFlD addressing strobe to major frame counter. 
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The digital decommutator time code display block i s  shown with a parallel data 
input (originating from the group synchronizer) and word and minor frame gate signals from 
the analog decommutator . There are 60 signal lines to the event recorder. Time code data 
and the marker trace are fixed wired to traces 1 3 9  and 2,60, respectively. Patch 
selectable single event (digital) channels are routed to traces 3-58. 
The addition of unique word select capability and time code data generation i s  
shown in  simulator block. 
The following paragraphs describe the modifications to the PCM Ground Station 
equipment. Equipment not modified i s  not described i n  this report. 
5.3.2. PHYSICAL DESCRIPTION OF MODIFICATIONS 
5.3.2.1 . GENERAL 
The modifications to the Ground Stations Systems 1 , 3, 4, and 5 are described 
i n  the following subparagraphs. 
5.3.2.1 . 1  . 
and 5 ,  include: 
SYSTEMS 4 AND 5. Modifications to the PCM Ground Stations, Systems 4 
a. Addition of a Radiation 5220A B i t  Synchronizer to provide improved signal- 
to-noise performance. 
b. Modification of the Group Synchronizer to permit synchronization wi th  a 
longer and more uniquely coded sync pattern and to permit operation at the revised words/ 
frame format. 
c. Modification of the Decommutator and incorporation of a new Digital 
Decommutator to provide on/off and time code decommutation capability. 
d. Addition of  a Time Code Display unit to provide visual readout of time 
code data, 
e .  Addition of an event recorder to record up to 60 channels of unitary on/off 
data or time code data. 
f. Modification of the Simulator to provide simulation of  Nimbus B format, 
including time code, digital channels, split-phase data, revised worddframe format, and 
revised synchronization code format. 
These modifications were accomplished through addition of Cabinet 6 that 
contains the digital decommutator and the time code display; the addition of a single card 
f i le that contains the time code generator to the simulator cabinet (Cabinet 5); and rework of 
the group synchronizer, system control, decommutator, and simulator 
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5.3.2.1.2 SYSTEMS 1 AND 3. The modifications to the PCM Ground Stations 1 and 3 (up- 
dated to 8 and 7 respectively) consisted of adding a complete new Cabinet 3/4 group modified 
to the above Nimbus B configuration plus the new Cabinet 6 as described above. Cabinet 
3/4 includes three power supplies, three D/A converters, a system control drawer, a group 
synchronizer drawer, an analog decommutator drawer, a computer input circuitry assembly and 
a new bit synchronizer. The modification also included the relocation of  the simulator and 
simulator control units into the new Cabinet 6. 
. 
5.3.2.2. 
Ground Stations were not extensive. The maior change was the addition of  a new single-unit 
MECHANICAL CHARACTERISTICS. Changes in  the mechanical layout of the PCM 
cabinet to house the digital decommutator, and time code display units. The cabinet-is equip- 
ped with a blower and convenience outlets. Ac and dc power were brought in  from Cabinet 
3/4 to a connector panel mounted in  the top rear of  the new cabinet. The event recorder was 
mounted i n  i t s  own separate cabinet. 
The addition of the new cabinet required adding a connector panel in  the top rear 
o f  Cabinet 3 and three external cables to interconnect the two panels. Ac power, dc power 
and signal leads were routed through these cables. 
A single card f i le of  twenty-five cards was mounted directly below the simulator 
and behind the simulator control panel in  Cabinet 6 to house the time code generator circuitry. 
Inputs,-outputs, and power leads interface directly with the simulator. 
The relocation of the simulator and simulator control required various brackets and 
mechanical modification of Cabinet 6. 
The mechanical configuration of the new cabinets 3/4 in  System 8 and 7 was basi- 
cal ly the same as i n  the present System 4 and 5. 
5.3.2.3. ELECTRICAL CHARACTERISTICS. Changes i n  the electrical characteristics of the 
PCM Ground Station equipment are discussed briefly in  the following paragraphs. Details of  
the circuit modifications are discussed i n  paragraph 5.3.3. 
The original bit  synchronizer was replaced by a Radiation Model 5220A B i t  Synch- 
ronizer because the original unit was not capable of accepting split-phase/single (SP/S) input 
signals. The combination of SP/S signals and the new units provides better signal-to-noise 
ratio. The 5220A unit i s  completely programmable and i s  controlled by the squelch circuits. 
Squelch circuits in  the system control unit were changed to accommodate the SP/S 
signals. In addition, programming signals were added to remotely control the bit synchronizer 
when switching from real-time to playback signals. 
The group synchronizer was modified to permit operation with a 62-1/2-word format 
instead of the 64-word format. Parallel data outputs were added to the output shift register 
and routed to Cabinet 6. 
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The decommutator was changed by adding parallel outputs for various word and 
frame pulses needed in  the time code display unit. In this way, no extra loads were added to 
patch panel outputs. 
Since the new Nimbus B format has digital time code inserted in  given words in the 
first minor frame, a time code display unit was added to the system. This unit decommutates 
and displays the digital time code on NIXIE tubes. The time code display unit also generates 
and distributes a serial time code to certain event recorder channels and to the analog recorder 
event markers. A relay, mounted in  the analog recorder and controlled by the time code dis- 
play unit, activates the analog recorder event markers. 
The new Nimbus B format also has digital data recorded in certain words. A digital 
decommutator, a digital patch panel and a 60-channel event recorder were added to handle 
this data. The patch panel permits placing any decimal word i n  the format on any desired group 
o f  event recorder channels. 
The most extensive modification was made to the simulator. The simulator was 
changed to generate 62-1/2-word formats instead of  64-word formats, and the video output was 
changed from nonreturn-to-zero (NRZ) to split-phase/single (SP/S) . A selectable sync word 
capability was added to replace the previous fixed sync word. In addition, a single word 
select feature was incorporated as a troubleshooting aid. This permits the operator to insert 
any bit combination into any single word slot in  the format. A time code generator was added 
to simulate the time code words i n  the new Nimbus B format. Since there was not enough space 
in  the simulator to house the additional circuitry, a card fi le was mounted at the rear of the 
cabinet to house the time code generator. This unit inserts a digital time code into the format 
at the proper time and updates the time code at a simulated time rate. 
5.3.3. DETAILED THEORY OF OPERATION 
The following paragraphs contain the detailed theory of operation and latest logic 
diagrams of  the Ground Station circuits modified. Only the analysis of the positions of the 
circuits modification i s  included herein. The theory of operation of the complete system i s  
described in detail in  the Nimbus B PCM Ground Station Instruction Manual. 
5.3.3.1. 
was removed and replaced by a Radiation 5220A bit synchronizer that was modified to handle 
split-phase mark zero input data. Addition of this unit provides a better signal-to-noise ratio 
than the original unit. The 5220A bit  synchronizer i s  completely programmable as to data type 
and bit rate. Complete information on the 5220A bit synchronizer i s  contained in  the 5220A 
instruction manuals supplied with the equipment. 
BIT SYNCHRONIZER. The original bit synchronizer from al l  the Ground Stations 
Remote programming was performed by routing separate 15 kc and 500 cps squelch 
status (negative true) lines to the remote inputs. Selected parameters that remained the same 
for both types of  data were wired to a -10 vdc line. Inputs to nonselected parameters were 
left open. Thus, when a data type i s  received causing a squelch circuit to indicate i t s  status, 
a negative level i s  applied with a fixed negative line to a l l  remote inputs required to program 
the bit synchronizer. 
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When the data type changes, inactive squelch lines go to ground (no select level) 
and the active squelch goes to a negative level effecting a select signal level. The address 
strobes occur until Sync Confidence status i s  obtained , guaranteeing read-in of remote address- 
ing. 
The video signal i s  inputted to the bit synchronizer through 54 and i s  controlled 
manually by a front panel pushbutton labeled RECEIVER INPUT. Output NRZ data i s  taken 
from J1 on the rear of the bit synchronizer for routing to the group synchronizer assembly. 
Phase 1 (P l )  of the bit synchronizer clock was routed out (E8A7) to the group synchronizer 
where the negative transition i s  used to transfer data into the input shift register. 
5.3.3.2. 
group synchronizer i s  given in  subparagraphs a through i below. The overall block diagram of 
group synchronizer i s  shown in figure 86. TGe group synchronizer timing diagram i s  shown in  
figure 87. A discussion of the modifications to the group synchronizer for Systems 4, 5, 7, 
and 8 i s  given in  paragraphs 5.3.3.2.1 through 5.3.3.2.5 by a functional circuit basis. 
Included as aid are the latest logic diagrams of the functional circuits including the changes 
and additions. 
GROUP SYNCHRONIZER. A block diagram description of the operation of the 
a. The reconstructed RZ data and i t s  complement are shifted serially into 
the input storage register using the delayed bit rate F . The capacity of the input storage 
register is twenty bits, and in  this description, register 1 i s  designated as the last stage 
(or the position) containing the first bit  shifted in  the register at the time the register i s  
init ially filled. Various blocks are tied to the outputs of the input storage register such 
that, with appropriate timing, a l l  outputs and further h~nd l ing  of data i s  done in  parallel 
bit form. 
0 
b. The frame sync correlator block receives its inputs through separate sets of 
twenty FRAME CODE SELECT switches; one set for A data and one set for B data. Since B 
data i s  no longer used the second correlator and associated switches are used as spares. These 
switches are DPDT with center-off, and route either the negative-true side of the shift register 
for a code bit ONE or the complement side for a ZERO bit and i s  positioned to center-off for 
bits not used. Thus, for the present Nimbus B Data Format, a Barker type code word of 16 bits 
i s  stored in  the A data switches identical to airborne generated frame sync code. The input 
shift register i s  20 bits long and i s  thus capable of storage for broadside comparison. Thus, 
when the selected frame sync code pattern is i n  the input shift register, a l l  inputs to the cor- 
relator wi l l  be at a negative level. Any bit error wi l l  be routed through at zero level. 
c. These inputs are summed in  the correlator, and a voltage comparator circuit 
determines the detection of the frame sync code pattern and generates a frame sync pulse. 
Allowance for bit errors (parameter r) i s  set in  the voltage comparator of the frame sync corre- 
lator circuit. 
d. The frame sync pulse i s  routed to the frame synchronizer block. Essentially, 
the frame synchronizer logic generates a frame rate pulse which i s  synchronized with the 
detected frame sync pattern during the Search mode and then the occurrence of the pattern i s  
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NO. 
1 
2. 
3 
4. 
5. 
6 
7 
8 
9 
IO. 
1 1  
12. 
13. 
14. 
15. 
16. 
17. 
18 
19. 
20. 
21. 
22. 
23 
24. 
25. 
DATA CONTENT 
DATA SPM 
- 
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Figure 87. Group Synchronizer Timing Diagram 
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compared with the fly-wheeling frame rate during Check and Locked modes. The frame synchpw 
nizatjon status i s  indicated on the front panel with a red 1igh-t for SEARCH, yellow for CHECK 
and green for LOCKED. When frame synchronization goes from Search to Check, the correla- 
tor switches operate to allow one bit error in  the frame sync pattern during the Check mode. 
I f  two consecutive coincidences of frame sync and frame rate occur, the frame synchronization 
mode wi l l  switch to Locked. At any time a frame rate pulse occurs without a frame sync 
detection, an error-pulse i s  generated and used as a reset to return operational mode to Search , 
whereupon, the frame sync pattern i s  looked for, allowing no-bit error ( t - 4 )  and when detected , 
once again synchronizes the fly-wheeling frame rate, goes to Check mode and seeks further 
frame sync and frame rate coincidences. 
e. The word sync correlator block has the same function as the frame sync corre- 
lator, but since the word sync code in the Nimbus format i s  only one bit (ZERO code) per word, 
simple gating logic i s  employed to detect this pattern. N o  bit errors are allowed during word 
sync Search mode, but upon detecting the word sync pattern the operation i s  switched to a 
Check mode and one (r=l) error i s  permitted. Since the word sync code i s  fixed, the inputs to 
the word sync correlator from the input storage register are fixed, looking at stages 1 , 9 and 17. 
Thus, three words are looked at to detect three word-sync zero bits at the proper word interval. 
To avoid the word sync discontinuity caused by the frame sync code and subframe identification 
address each minor frame, a 3:l word counter gates the output of the word sync correlator so 
that groups of three words are searched every third word interval. The true occurrence of the 
word sync pattern generates a word sync pulse. 
f. The output of the word sync correlator i s  routed to the word synchronizer whose 
function i s  the same as the frame synchronizer. A fly-wheeling word rate pulse i s  synchronized 
with the detected word sync pattern and then the coincidence of the word sync and word rate 
are checked. Occurrence of a word rate without word sync constitutes an error. This check 
i s  made every third word rate, the same as the word sync Check mode. The word rate error 
analysis i s  set: r=l , u=5, and K=15. Thus, during the Check mode, i f  five or less errors occur 
during a 15-word group (three words per group) Check , the operation i s  switched to the Locked 
mode and the same error check i s  continued. If more than five errors occur during Check or in  
Locked mode, this i s  detected and used to reset the operational mode to Search. Then the next 
word sync pattern detected resets (synchronizes) the fly-wheeling word rate , switches operation 
to the Check mode and word synchronization error analysis i s  started e 
g a The subframe identification (SFID) correlator block contains logic to pick out 
the subframe address (binary 1 through 16) occurring immediately following the frame sync code. 
This occurs and i s  processed for both 500 cps and 15 kc data. At the time the frame sync code 
i s  detected , the SFlD data i s  i n  the input storage register stages 17 through 25. For 5 bit SFlD 
the bit i n  shift register stage 16 would be used. The next word rate wi l l  be one half word 
(4 bits) after frame rate; and to avoid a timing problem WR-L2 (delayed one bit) i s  used to 
shift the SFlD address into the SFlD correlator. The SFlD data i s  now i n  input shift register 
stages 1 1  through 15 and these are wired to SFlD accumulator, where a read-in and/or a com- 
parison i s  made with an expected SFlD address. A continual error analysis i s  made in  SFlD 
Check and Locked modes , requiring a minimum of three successive correct addresses to define 
the Locked mode. An error subtracts one count from successive checks , requiring a minimum 
of three successive errors to switch from Locked down through Check and into Search. In the 
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Search mode the address i s  read in  from the input storage registers, and during Check and 
Locked i t  fly-wheels by adding one count to the read-in stored address just before the next 
comparison check. The output of the SFlD correlator routes a %bit (bit 1 always zero) binary 
word to the decommutator assembly where i t  is matrixed to unitary 1 through 16 (frame gate 
signals) for decommutating data e 
h. The block labeled sync status selection and indication i s  logic contained in  
other blocks. It is separated as a functional block to describe the attainment of over-all data 
synchronization status. The data synchronization status i s  defined as fly-wheeling when i t s  
front panel indicator red lamp i s  on and LOCKED when the green lamp i s  on. The over-all 
sync status i s  an AND condition of frame synchronization always, and word synchronization i f  
the WORD SYNC switch i s  IN, and SFlD synchronization i f  SFID SYNC switch i s  IN. Nor- 
mally both switches are IN; however, some test conditions may contain fixed data words creat- 
ing additional word sync patterns causing an unreasonable high probability of errors, and system 
confidence may be improved by inhibiting word sync status. Word sync quality can still be 
monitored by its status indicator lamps. A switch i s  provided to use or inhibit SFlD sync status 
so that during high-noise or low-signal conditions , where many errors are expected, the opera- 
tor can inhibit the influence of SFlD sync status and maintain system data synchronization with 
normal error-anal yzed frame and word synchronization 
i. 
words. Input storage register stages 2 through 8 are shifted broadside to the output shift regis- 
ter by word rate timing. There are fourteen output lines routing; the true and complement 
7-bit data words to the computer input circuitry, the digital-to-analog converters, and to the 
binary-to-teletype converter (no longer used). At frame rate time , the output shift register i s  
reset to al l  zeros for a 6-bit interval (covers word 1 time) so that the computer input circuitry 
can OR in the major frame count. 
The output shift register block provides 7-bit parallel output storage for the data 
5.3.3.2.1. 
input shift register stages 1 1 (CSR A99B), 10 (CSR A99C) and 9 (CSR 1410014) to clear the 
portion (3 most significant bits) of the subframe identification (SFID) word actually used as 
part of the frame sync code word. The reset signal is derived in  the SFlD Correlator logic 
using a delayed SFlD read pulse gated with frame sync locked status. Thus, after a sync locked 
status, the reset signal clears the unwanted frame sync code bits leaving only the 4 least sig- 
nificant (1-16 count) bits to be transferred to the output (broadside data word) shift register 
as the SFlD word. 
INPUT SHIFT REGISTER LOGIC (FIGURE 88). A dc reset signal was added to 
A power inverter stage, A68K, was added as an input buffer and inverter for the 
bit rate (clock) signal from the new B i t  Synchronizer assembly. 
5.3.3.2.2. FRAME SYNCHRONIZER LOGIC (FIGURE 89). The Frame Synchronizer logic 
was modified to make the words per frame counter a 63: 1 count instead of the 64: 1 count for 
the old format. Differentiator stage A33F was added to reset the first stage of this counter, 
thereby adding one count such that 63 word pulses now cause the 64 count. Also, the recog- 
nition of the frame sync code word during search status i s  OR'ed with the zero count of the 
words per frame counter and routed out as frame rate. This frame rate i s  then used as the zero 
reset line to both the words per frame and bits per word counters. 
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The bit synchronizer addressing strobe originates in  the Frame Synchronizer logic 
using the sync confidence status AND'ed (A30A) with a word rate pulse from the words per 
frame counter logic. Thus , i n  a Not-Sync Confirmed (flywheeling) status , pulses are outputted 
to the system control assembly to a power inverter to strobe the bit synchronizer. In a Sync 
Confirmed status, the strobes are inhibited. I f  the sync condition ever drops for any reason , 
the bit synchronizer i s  once again strobed until a sync condition i s  regained. 
Other logic changes in the frame synchronizer logic involved removing portions 
of the B data circuitry where malfunctions of this circuitry could impair new A data operation. 
5.3.3.2.3. The word synchronizer logic 
was modified to handle the 1/2 word portion of the 62-1/2 words per frame format. The bits 
per word counter (CSR's M 2 A ,  B and C) are reset to a 5-count (1 through 8 count cycle) by 
the frame rate so that the first word of each minor frame i s  only 4 bits; then each succeeding 
word is the full 8 bits. 
WORD SYNCHRONIZER LOGIC (FIGURE 90 ). 
Other changes in  this drawer involved removal of some of the B data logic. 
5.3.3.2.4. The SFlD correlator logic 
was modified to use a SFlD read strobe delayed from frame rate time to be compatible with the 
timing change required to accommodate the init ial 1/2 word. Word rate line 2 (WR-L2) was 
used in  place of WR-11, Thus, when frame rate occurs at WR-L1 time, the word rate count i s  
immediately set to WR-15. Use of WR-L1 would have been marginal without special shaping 
and delay. The first 1/2 word i s  then routed normally and as WR-L2 time pulse first occurs 
during next word interval. This i s  gated through as SFlD read strobe. However , the SFlD data 
has moved one bit interval later through the input shift register and i t  was thus necessary to 
change SFlD data lines from the input shift register stages 12-16 to stages 11-15. 
SUBFRAME ID (SFID) CORRELATOR (FIGURE 91). 
As the SFlD data i s  shifted on down the input shift register for transfer to form the 
7-bit broadside word to the output shift register, the 3 most significant bits are those of the end 
of the frame sync code word. A delayed SFlD read signal was added from the SFlD correlator 
to reset the input shift register stages containing these bits (stages 9, 10 and 11) .  Since the 
outputted data word i s  flagged as good by sync confidence Confirmed, this status signal was 
used to gate the resetting signal enabling i t  only after sync confidence i s  Confirmed , thereby 
avoiding any possibility of disturbing the frame sync correlation pattern during the no-error 
Search interval. 
A power inverter stage A54D was added to provide increased drive on the frame 
rate inhibit signal to the output shift register logic. 
5.3.3.2.5. OUTPUT SHIFT REG STER (FIGURE 92). 
The output shift register was modified to provide the additional drive capability 
required for outputs to the digital decommutator and the time code display. The additional 
drive i s  furnished by power inverters A88A through A88G that are connected in  parallel with 
power inverters A93A , A93C , A93E , A93G , A93J , A68C and A68E. 
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The reset line to the word storage CSR stages was divided for load distribution 
of the additional drive capability. 
5.3.3.3. SYSTEM CONTROL (FIGURE 9 3 ) .  
include the addition of two squelch circuits for complete code pattern recognition of split- 
phase data, a new video amplifier with AGC and the capability of remote control of the bit 
synchronizer programming. Switching was added to provide continuous or inhibited squelch 
signals time code. Also an indication was provided for time code received status. The B data 
squelch circuit and associated logic was removed. 
Modifications to the system control assembly 
', 
5.3.3.3.1. With a split-phase data input, squelch circuits 
are required for the half-frequency, as well as the basic frequency, because a series of ZERO's 
in  a split-phase input appears as a signal that is one-half the frequency of a series of ONE'S. 
Since B-type data i s  no longer required, the B-data squelch card was removed and a 250-cps 
squelch card was installed in  location A98. The 250-cps and 500-cps squelch cards are adjusted 
for overlapping operation , i .e. , a squelch output i s  developed by A97 or A98 for any code 
pattern in  the input signal ranging from al l  ONE'S to a l l  ZERO's. The outputs from A97 and 
A98 are inverted by A936 and A93F, respectively, and are OR'ed by A77E. The resultant out- 
put from the OR gate i s  inverted by power inverter A93G to provide a real-time squelch signal 
to system control logic. 
REAL-TIME SQUELCH CIRCUIT. 
5.3.3.3.2. TIME CODE SQUELCH. 
the addition of a switch section to the old B data panel indicator assembly to enable i t  to 
perform a momentary contact simulated t ime code squelch signal. Further, the existing indi- 
cator was rewired to indicate the status of the time code storage register (CSR A79A). The 
simulated 10 kc switch S18A and DS21A were removed from the SATELLITE-IN-VIEW indicator. 
Switch 54 on A85 was wired to provide a continuous time code stored (Received) signal when 
in  the ON position. The time code inhibit function remains the same as before on Switch S5 
of A85. 
Time Code Squelch recognition logic was modified with 
5.3.3.3.3. 
500 cps squelch logic adding another squelch circuit for 7.5 kc frequency in  card slot A27. 
Spare logic from B data removal , A28A and B and A770 were used for inverters and OR'ing 
of 15 kc and 7.5 kc squelches. 
PLAYBACK (15 KC) SQUELCH LOGIC a This circuitry was modified same as the 
1 
5.3.3.3.4. B DATA LOG C. Most of the B data logic and the B data squelch were removed 
and used where added circuitry was required. The B data indicator was used for time code 
(see 5.3.3.3.2). The B data start logic (MSMV 827, gating A28A, B, C, and D) and outputs 
(A77C and E , and A93B) were removed 
5.3.3.3.5. 
added to the 15 kc and 500 cps squelch indication outputs and routed to the remote select 
inputs to the bit synchronizer a Word rate gated (enabled) with the Sync Confidence status 
from the group synchronizer assembly i s  routed through an added driver A28F as the remote 
addressing strobe to the bi t  synchronizer. One section of the system RESET switch S3B was 
wired to generate an address strobe on this line when a system Reset i s  generated. TP5 was 
changed from monitoring B data to provide test point on this strobe line. 
BIT SYNCHRONIZER PROGRAMMING. Extra drivers (A28E , C, and 0) were 
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5.3.3.3.6. 
to replace the existing video amplifier. The new circuit features automatic gain control (AGC), 
a high level (30 vptp) external output capable of driving a 600-ohm load, normal and inverted 
system ac coupled outputs and the existing panel gain controls on the receiver and tape inputs. 
An extra card was added in  slot A96 to provide an init ial gain adjustment and AGC time con- 
stant so that, with no signal, the AGC i s  disabled, improving noise immunity. When a signal 
i s  received causing squelch indication, spare contacts on relay K5 switch the video amplifier 
to AGC, thereby offering a constant level output over a wide range of input signal levels. A 
high frequency noise input by-pass capacitor was added to card A96 and connected to the video 
amplifier. The components for ac coupling the video amplifier output were also placed on card 
A96. A diode to ground was placed on the Brush Recorder Start line to suppress relay coil 
switching spikes e This diode was also placed on card ,496. 
VIDEO AMPLIFIER (FIGURE 94), A new video amplifier circuit was developed 
5.3.3.4. 
display and digital decommutator i n  Cabinet 6 required routing alT of the word gate pulses 
(1 - 64) and the first 16 minor frame gates out of the Analog Decommutator to Cabinet 
6. Parallel routing was used to prevent excessive loading on the present patch panel outputs. 
ANALOG DECOMMUTATOR (FIGURES 95 AND 96). Addition of the time code 
This was done by the addition of 8 complementary emitter follower cards, In Systems 
8, 4 and 7 (figure 95), the circuits used were A27A through A27K, A30A through A30K, 
A46A through A46K, A55A through A S K ,  A61 A through A61 K , A71 A through A71 K , A80A 
through A80K and A96A through A96K. These circuits correspond to word gates 1-64 and minor 
frame gates 1-16, respectively. The outputs of these circuits were brought out to the rear 
drawer connector J2, pins 1-5, 7, 8, 10-18, 20-60, 62-67, 70-80, 82 and connector J1 , pins 
42-46. Again, these correspond to word gates 1-64 and minor frames gates 1-1  6. 
, I the circuits used are A through A38K, A42A through 
5K, A638 through A63K, A71 A through A71 K, 
frame gates and output pin numbers is the same as i n  Systems 4, 8, and 7 e I t  should be noted 
that the complementary emitter followers provide the capability of driving the long length of 
cable plus the circuit load on the terminating end. 
The correspondence with the word gates, 
The wire between A64-11 and A99-20 was removed to prevent the state of the last 
unused SFlD CSR from affecting the output major frame strobe. t was also noted that power 
inverter A81 H was marginal in  operation because of the driving f A77A through A77H, A74F 
and A74G. Another power inverter A47J was added in  parallel wi th  A81 H to drive half of 
the load. The circui 
and A74G. In turn, 
was rewired so that A81H now drives A77G, A77D, A77H, A74F 
7J now drives A77A, A77C, A77E and A77F. 
Another gate, 64E was added to gate word rate, minor frame rate , and minor 
frame 1 together to genera 
frame 1 .  The output of A64E i s  inverted by 
This provides a major frame rat 
a noise free ma r frame rate pulse during (at the end of) minor 
4F and routed to the output connector J1 -P(38). 
code display drawer in cabinet 6. 
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Figure 94. Schematic and Assembly for Video Amplifier Card 
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Figure 96. A n a l o g  D e c o m m u t a t o r  (System 5 )  Logic  D i a g r a m  
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5.3.3.5. DIGITAL DECOMMUTATOR. The configuration of the digital decommutators i n  
Systems 7 and 8 and Systems 4 and 5 vary both in  type of decommutation and channel capa- 
bil i ty. Systems 4 and 5 have a single bi t  decommutation capability. This permits the placing 
of any single bit onto any given output channel. 
Systems 7 and 8 only have the capability to decommutate out a single word , 
consisting of the seven data bits in  that word. This l im i ts  the flexibil i ty but not the output 
channel capability of these digital decommutators . 
5.3.3.5.1 . DIGITAL DECOMMUTATOR {SYSTEM 5) The digital decommutator for 
System 5 (figure 97) consists of seventy-five cards located in  the digital decommutator 
drawer, a front panel-mounted patch panel and fifteen cards located in the time code 
display drawer. The layout of the digital patch panel was changed from that of the panel 
in  Systems 7 and 8 because of the different type of decommutation. The new layout for the 
System 4 and 5 digital patch board i s  shown in  figure 74. 
Each of the seven broadside data bits from the group synchronizer drawer i s  
routed into the time code display drawer through a single inverter and then into two comple- 
mentary emitter followers. The inverters are A80A through A80G and the complementary 
emitter followers are A676 through A67K and A63A through A63E. The output of each emitter 
follower i s  routed out of the time code display drawer, into the digital decommutator drawer 
and finally to two patch panel holes. This leaves a capability of having four patch cards from 
each data bit. 
Each subcommutated digital channel in  the format i s  located i n  a given frame 
and given word i n  that frame. Each prime commutated digital channel i s  located in  a given 
word in  every minor frame. The necessary minor frame and word strobes were brought i n  to 
generate the forty subcommutated data strobes and nine prime-commutated data strobes. A 
Sync Confirmed signal was brought in  through A80HI A71 K and A67A to provide an enable 
signal on each of the forty-nine strobe gates only when the system i s  i n  sync. Each of the 
word and minor frame strobes were first routed through an inverter before being gated with 
the Sync Confirmed signal. 
The output of each data strobe gate was routed through a complementary emitter 
follower, out of the t ime code display drawer, into the digital decommutator drawer and to 
the respective holes in the patch panels. Table 14 l i s t s  which signals are used to generate 
each of the forty-nine strobes. 
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Subcom. 
Channel No. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
1 1  
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
31 
32 
33 
34 
35 
36 
37 
38 
39 
40 
Table 14. 
Su bcommu ta ti on 
Minor 
Frame 
1 
1 
2 
2 
3 
3 
4 
4 
4 
4 
5 .  
5 
6 
6 
6 
6 
8 
8 
8 
8 
9 
10 
1 1  
11 
1 1  
11 
12 
12 
13 
13 
13 
13 
14 
14 
14 
15 
15 
16 
16 
16 
--- Word -
12 
16 
21 
25 
29 
33 
36 
37 
40 
41 
44 
48 
52 
53 
56 
57 
4 
5 
8 
9 
60 
5 
12 
13 
16 
17 
20 
24 
28 
29 
32 
33 
37 
40 
41 
45 
49 
52 
56 
57 
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Table 14 (Continued) 
Prime 
L 
Prime Com. 
Channel No. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
1 
Word -
7 
10 
14 
27 
31 
42 
46 
59 
63 
Each of the digital decommutator channels consists of a Counter Shift Register 
(CSR) with the strobe line brought out to a single patch hold. The set-steer i s  brought out to 
two holes bussed together and the input to an inverter whose output drives the reset-steer line. 
The output of each CSR is buffered with a power inverter, a relay driver or both. 
Decommutation i s  performed in the following manner. A given digital word, 
subcommutated or primecommutated , i s  selected by patching one of the forty-nine data strobes 
into the strobe lead of any desired channel. The output of the channel wi l l  be hard wired to 
a given event recorder channel, event pen channel or lamp channel. Then the desired bit i n  
the word selected i s  patched into one of the data input lines of the CSR. This routes a broad- 
side data bit to one steer input and an inverted data bit to the other steer bit. At the proper 
time, the data strobe inputs the state of the selected bit into the CSR. The state of the CSR 
wi l l  not be changed unti l the next data strobe. 
System 5 has a total capability of 116 single bit channels. The first 56 of these 
have three outputs per channel. The first output i s  routed through a relay driver. This output 
wi l l  be used to drive a single indicator lamp (A-lamps). The second output i s  off a power 
inverter and i s  used to drive a single event channel on the digital recorder. The third output 
i s  routed through another relay driver to drive a different indicator lamp (B-lamps). 
The next 42 channels have a single power inverter off of the true side of the 
CSR. Each power inverter drives a single event pen mounted i n  one of the analog recorders. 
The last 18 channels have a single relay driver off the true side of the CSR. 
Each relay driver i s  used to drive a single indicator lamp (C-lamps). It should be noted that 
the A-lamps, B-lamps, C-lamps, event pens for the analog recorders and interconnecting 
cables for the above, were not supplied as part of this modification. Also, to provide even 
more flexibility, six-three input OR gates were provided to permit a super-commutation 
capability. Also six four-input busses were provided for easier patching. 
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A master set-reset switch is routed to every CSR to set or reset a l l  channels 
in the digital decommutator. A digital decommutator inhibit line i s  also brought i n  and tied 
to the master reset line. This line i s  controlled from the system control front panel by a two- 
position switch. In the active position, a negative 10 volts i s  put on the master reset line, 
disabling a l l  registers in the digital decommutator e 
5.3.3.5.2. DIGITAL DECOMMUTATOR (SYSTEM 4). The digital decommutator for System 
4 (figure 98) consists of approximately 63 cards, a l l  located in the digital decommutator 
drawer, and a front panel-mounted patch panel. 
The type of decommutation, strobe generation, data bit generation and channel 
strobing i s  done exactly as in  System 5. The only variation is in the number of channels 
provided and output drive capability. 
System 4 has capability for decommutation of 84 digital channels. The first 56 
channels have a single power inverter off of the false side of the CSR which i s  routed to'a 
single event channel on the event recorder. 
The last twenty-eight channels have a single power inverter off of the true side 
of the CSR. This power inverter drives a single event pen on an analog recorder. As stated 
above, the event pens were not provided as part of the modification. 
As in  System 5, six, three-input OR gates and six, four-input busses are also 
provided. A master set-reset switch allows setting or resetting a l l  84 channels at once. As 
in  System 5, a digital decommutator disable line i s  brought in and tied to the master reset line 
to disable the a l l  digital decommutafor registers. 
5.3.3.5.3. DIGITAL D UTATOR (SYSTE D 8).  The digital decommuf.ator 
added to Systems 3 and 1 (Systems 7 and 8) (figure 99) during the modification consists of 
twelve 7-bit storage registers and a front panel-mounted patch panel. The unit receives the 
parallel 7-bit data word output from the group synchronizer output register and, dependent 
on patch panel programming, loads data words from the program-selected time slots into sel- 
ected registers for application to the event recorder or the event penson theanalog recorders. 
The 7-bit data word output from the group synchronizer output register i s  received 
through digital decommutator power inverters on A59A-A59K and A74A-A74D. True and in- 
verted data outputs from the power inverters are routed through complementary emitter followers 
A73A-A73H and A72A-A72F and applied to as steering inputs of the twelve 7-bit storage 
register flip-flops. Word and frame gate signals, patch-selected on the front patch panel are 
routed to 2-NOR AND gates on A66A-A66H and A67A-A67D. Upon coincidence of the 
selected frame and word time slot, the AND gate associated with selected event recorder 
channels i s  enabled to develop a trigger pulse to load the data word into the 7-bit register 
for these channels. When recording of supercommutated data (data sampled every frame) i s  
required, the frame gate patch connection i s  left open and the AND gate i s  enabled every 
selected word time to load the supercornmutated data into the selected storage register, Out- 
puts from the storage register flip-flops are routed through power inverters to event recorder 
inputs. 
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The outputs of the lus t  four registers are routed to 28 output holes on the 
patch panel. Another 28 input holes go directly to the external connector for routing to the 
event pens of the analog recorders. This permits shifting of given bits i n  four words to any 
of the 28 event pen channels. A,master set-reset switch i s  provided to strobe a l l  ONE'S or 
a l l  ZERO'S into every register. 
To provide word gate 1-64 strobes and frame gate 1-16 strobes, these signals 
were routed from the Analog Decommutator into a power inverter and then to the patch panel. 
These inverters were , respectively , A45J , A45K , A47A-A47KI A50A-A50K, A51 A-A51 K , 
A55A-A55K , A56A-A56K , A57A-A57K , A60A-A60K , and A62A-A62H. 
A single common trunk which ties 8 patch holes together was provided. Also , 
an inhibit trunk which ties 8 holes to -10 volts i s  provided. Six , seven-input AND gates are 
used as part of the patching arrangements. These also have the inputs and outputs located 
on the patch panel. The circuits used to implement these circuits are power inverters. 
A33E through A33K , A35A through A35K , A41A through A41 K , A43A through A43K , A44A 
through A44K and A45A through A45H. 
The layout of the digital decommutator patch panel, shown in  figure 74 i s  
basically the same arrangement as in  the analog decommutator patch panel. Inputs and 
outputs to and from the patch panel are designated on the digital decommutator logic diagram 
(figure 99). 
5.3.3.6. TIME CODE DISPLAY - 
The time code display unit (figures 100 and 101) included in  the system modifica- 
tion provides logic circuits for decimal display of hours , minutes and seconds of time code 
data and for generation of time code plots on analog and digital recorders. 
The four data bits containing t ime code are routed from the group synchronizer 
output register , through the digital decommutator , to input CEF% in the time code display. 
From the outputs of the CEF's , the data i s  routed to the input AND gates, A57A through A57F, 
M 8 A  through A58F , A60A through A60F, A61A and A61C. During each first minor frame 
period , the FRAME GATE 1 signal from the decommutator is received through power inverter 
A85J and complementary emitter follower A72B to enable al l  register input gates. During 
word time 5 of the first frame, units of seconds time code data i s  received and WORD GATE 4 
signal from the Decommutator i s  routed through power inverter A89E to strobe AND gates 
A605 through A60E. The strobe pulse loads CSR's A945, A94C, A91A and A916 with units 
of seconds time code data. During word time 13 of the first frame, tens of seconds time code 
data i s  received. The WORD GATE 12 signal received through power inverter A89E strobes 
AND gates A60F , A61 A and A61 C to load tens of seconds data into CSR's A91 C , A90A 
. 
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Figure 101. T i m e  Code Display (System 5) Logic Diagram 
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and A90B. Similarly, WORD GATE 20 signal through power inverter A89D loads units of 
minutes data into CSR's A98A, A98B, A98C and A95A WORD GATE 24 signal through power 
inverter A89C, loads tens of minutes data into CSR's A95B, A95C and A94A; WORD GATE 
32 signal , through power inverter A898, loads units of hours data into CSR's AlOOA through 
AlOOC, and A99A and WORD GATE 37 signal , through power inverter A89A, loads tens of 
hours data into CSR's A99B and A99C. 
The display register i s  reset just before new data i s  strobed into the register. 
This i s  done by ANDing the minor frame N o .  1 signal and word No. 3 signal at A65G, then 
routing the reset pulse through complementary emitter follower A72J to the reset side of a l l  
of  the CSR's. Display register CSR outputs are routed through power inverters on A97 and 
A93 to drive unitary readout indicators DS1 through DS6 that provide a decimal readout of 
time code data in  hours , minutes, and seconds. The decimal readout i s  updated during each 
first minor frame. 
A second 28-bit shift register i s  used to store and shift out a serial time code. The 
shift register consists of  the following circuits: A90C, A87A through A87C, A86A through 
A86C, A83A through A83C, A82A through A82C, A79A through A79C, A78A through A78C, 
A77A through A77CI A76A through A76C and A75A through A75C. The loading and gating 
i s  done exactly as described above only a different set of AND gates i s  used. The units of 
hours data i s  gated in  by A61B, A61D, A61E and A61F. Tens of hours i s  gated in by A62A 
and A62C. Units of  minutes i s  gated in  by A62B, A62D, A62E and A62F. The tens of 
minutes data i s  gated i n  by A64A, A64C and A64D. Units of seconds i s  gated in  by A64B, 
A64E , A64F and A56A. Final ly tens of seconds data i s  gated in  by A56C , A56D and A56E. 
The output of the register i s  through two relay drivers, A81 A and A81 B to the event pens on 
the analog recorders. The inverted output i s  routed through two power inverters, A89H 
and A89J to the event recorder. 
The time code display drawer also contains a third register, the marker shift 
register. It consists of a ten bit  shift register with feedback from the last to the first stage. 
The circuits used are A74A through A74C, A73A through A73C, A70A through A70C, and 
A69A. This register i s  loaded broadside with a 001 1 1  101 1 1  pattern from power inverters 
A85A and A85B. The code pattern recirculates in  sync with the serial time code register and 
provides a logic ONE mark on another channel where the time code bits are located. The 
output of the marker register are routed through A85C and relay drivers A81C and A81D to 
event pens on the analog recorders. The inverted side i s  routed through A85D and A85E to the 
event recorder . 
The data bit strobes and shift pulses for the two serial registers are derived from the 
minor frame counter circuitry in  the time code display drawer. A major frame rate pulse i s  
brought i n  to AND gate A65F and gated with a sync confidence signal. This assures the 
system i s  i n  sync before the counter updates. The sync confidence signal also provides a 
counter reset signal. AND gate A56B and A65D provide an enable every 32nd maior frame, 
routed through A65C to the AND gate A65B. This signal i s  gated with a minor frame 1 to 
enable (via CEF A72A) the data gates to the serial shift register. The same signal i s  gated 
(in A65A) with word gate 5 for delay and strobes the marker register with the fixed pattern 
(given above) through power inverters A89K, A85A, and A85B. At this same time, AND 
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gates A568 and A65D are inhibiting gate A56F, which generates the shift pulses for both 
registers. This signal i s  routed through A65E and A85G to the complementary emitter 
followers A72C and A72D , to the shift inputs. 
Therefore, during the first minor frame after the sync confidence level, the data 
and pattern i s  strobed into the registers. Then, during the next 31 major frames, the load 
gates are inhibited and the shift gates are enabled, permitting the serial time code and 
marker to be shifted out serially to the recorders. 
5.3.3.7. SIMULATOR (FIGURE102 BLOCK DIAGRAM) 
Modifications to the simulator include: (a) incorporation of a split-phase code 
generator to simulate Nimbus-B data signals; (b) modification of bit and word counters to 
comply with the 62-1/2-word frame format; (c) addition of single word insertion and selectable 
frame capabilities; and (d) modification to data register input circuits to permit simulator 
loading of time code. In addition, a time code generator was assembled into a single card 
f i le  and was mounted in  Cabinet 5 to provide simulated time code data. 
5.3.3.7.1. SYSTEM 4 AND 5 SIMULATOR MODIFICATIONS 
5.3.3.7.1.1. SPLIT SE CODE GENERATION. Split-phase code i s  generated 
by toggling a counter shift register (CSR) at the leading edge of each ZERO data bit, 
ANDing bit rate with the ONE output of the CSR, 
output of the CSR, and OR ting the resultant sig 
Ding bit rate with the ZERO 
The NRZ output of the simulator data shift register i s  routed through power 
inverter A68F to AND gate A59F that i s  enabled by every ZERO bit in  the data signal. The 
bit rate signal from A32-G i s  inverted through 2-NOR A46H and provides bit rate sample 
pulses to AND gates A59F and A59A. The applied NRZ ZERO bit enable and the BIT RATE 
sample signals to AND gate A59F result in  a negative-going output that is coincident with 
the leading edge of each NRZ data bit. Each negative-going signal from AND gate M9F 
toggles CSR A92A that alternately enables AND gates A59A and A59C. AND gate A59A 
i s  sampled by the bit  rate output of A46H and AND gate A59C i s  sampled by the BIT RATE 
output of 2 NOR A32G. The outputs of the AND gates are OR'ed by A59D and are routed to 
filter card 1476. Since the CSR changes state with each ZERO bit to alternately enable gating 
of opposite phases of bit rate, the resultant OR'ed signal changes phase with each ZERO data 
bit to fulf i l l  split-phase code requirements. 
5.3.3.7.1.2. 6 
modified such tha 
remainder of the frame i s  limited to sixt 
length of 62-1/2 words, as required by the Nimbus B format. 
s results in a minor frame 
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Occurrence of the first word of each minor frame i s  detected by AND gate 
A65B and routed through power inverter A63J and gate A42F. The output of A42F i s  routed 
to the reset lead on A62C. A62C i s  the last CSR in  the bits per word portion of the counter. 
Therefore, during word No. 1 , A62C i s  held in a reset condition and the bits per word counter 
only toggles to a count of four. During al l  of the other words, the counter toggles normally, 
giving a count of eight bits per word. 
Count 62 of the frame counter i s  detected by AND gates A55D and A55E that 
produce a negative output through A67A to monostable multivibrator A71A, and the resultant 
2-microsecond output i s  routed through power inverters A67B and A67C to reset the frame 
counter 
5.3.3.7.1 .3. Single Word Insert Capability 
The single word insert capability was accomplished by adding circuits for 
selection of  word time slot and word content. Switches S30 through 539 are positioned to 
select the word and frame time slot and are connected to true and inverted outputs of word 
and frame counter CSR's. Switch 540 provides enable/disable control of the single word 
insertion logic. Outputs from the Word/Frame select switches and the enable/disable switch 
are applied to a 13-input AND gate consisting of A55B, A55F, A55A, A63A, A63B and A59B. 
AND gate A59B also receives inhibit inputs from power inverter A63D during sync time slots 
and from the time code gating t ime slots. If the enable/disable switch i s  in  the enable 
position and a valid time slot i s  selected, the 13-input AND gate is enabled during the 
selected time slot with a resultant output through power inverter A63C that strobes word 
content AND gates A30A through A30G. The word content AND gates are enabled or 
inhibited as selected by word content switches S41 and S47. The word thus constructed i s  
strobed through the word content AND gates to the OR gates at the simulator data register 
input. The negative output of the 13-input AND gate also inhibits AND gate A55C to 
prevent loading other data during the single word insertion t ime slot. 
5.3.3.7.1.4. Selectable Sync Word Capability 
The selectable sync word capability was accomplished by adding circuits for 
selection of sync word. Switches 512 through 527 and associated gating logic provide this 
capability. Switches 512 through S15 are positioned to select the pattern for the first four 
bits of the frame sync word. Outputs from these switches enable or inhibit AND gates A38E, 
A38A, A38C and A34G that are strobed during word time 1 by the output from power 
inverter A63J. The resultant gated output bits are OR'ed by A38G, A38H, A42A and A42B 
and are routed through power inverters A63E, A63F, 
at the simulator data register input, 
63G and A63H to the OR gates 
Frame sync pattern bits 5 through 12 are constructed by switches S16 through 
523. Outputs of these switches control AND gates A42G, A46A through A46F that are 
strobed during word time 2 by the output of power inverter A33F. The second portion of the 
frame sync word i s  routed from the AND gates to the OR gates of the Simulator data register 
input. 
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Bi ts  13 through 16 of the frame sync pattern are constructed by switches 
S24 through S27. These switches control AND gates A38F, A38D, A38B and A34H that are 
strobed during word t ime 3 by the output from AND gate A64B through power inverter A67H. 
The AND gate outputs are then OR'ed I inverted, and applied to the simulator data register 
input OR gates as described for frame sync pattern bits 1 through 4. Power inverter A93A 
output also strobes AND gates A47A through A47D to gate the four D sync bits to the 
simulator data register input. 
5.3.3.7.1.5. Time Code Inputs 
The simulator data register input OR gates were further modified to accept four 
bits of time code data from the time code generator. These t ime code bits are received through 
pins AA, AE and Y of connector 5108. The OR gates were expanded to four and five input 
gates by addition of 2 input NOR circuits A30H, A34A through A34F. The OR function was 
performed by connecting the outputs of the above circuits to the outputs of A65E, A64C 
through A64E, A65A, A65C and A65D. 
The video amplifier card originally used (slot A78) was removed and a new I 
improved video amplifier card put in  i t s  place. The new card provides a better response t ime 
and waveshape appearance for the new split-phase type of signal. Also, a time code 
generator enablehnhibit switch was added to control the externally mounted t ime code 
generator from the simulator drawer. Switch S28 provides the signal through power inverter 
A63K. The output of A63K is routed to 5108-a. 
5.3.3.7.2. SYSTEMS 7 AND 8 SIMULATOR MODlFlCATlOWS (FIGURE 104) 
5.3.3.7.2.1 Split-f'hase Code Generation 
Split-phase code signals are generated the same as in Systems 4 and 5 .  
The NRZ output of the Simulator data shift register is routed through power 
inverter A55B to AND gate A69A that i s  enabled by every ZERO bit in  the data signal. The 
BIT RATE signal from A77E i s  inverted through 2-NOR A34E and provides BIT RATE sample 
pulses to AND gate A69B. A69A receives BIT RATE from A646. The applied NRZ ZERO 
bit enableand the BIT RATE sample signals to AND gate A69A result in a negative-going output 
that i s  coincident with the leading edge of each NRZ data bit .  Each negative-going signal 
from AND gate A69A toggles CSR A19A that alternately enables AND gates A69B and A69C. 
AND gate A69B i s  sampled by the BIT RATE output of A34E and AND gate A69C i s  sampled 
by the BIT RATE output of gate A29F. The outputs of the AND gates are OR'ed by A69D 
and are routed to f i l ter card ,487. Since the CSR changes state with each ZERO bit to 
alternately enable gating of opposite phases of bit rate, the resultant OR'ed signal changes 
phase with each ZERO data bit to fulfil l split-phase cbde requirements. 
5.3.3.7.2.2. B i t  and Word Counter 
Simulator bit and word counters were modified such that the first word of each 
minor frame i s  limited to four bits and the remainder of the frame i s  limited to sixty-two 8-bit 
words. This results in  a minor frame length of 62-1/2 words, as required by the Nimbus B 
format. 
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Occurrence of the first word of each minor frame i s  detected by AND gates 
A34D and A34F and then routed to the reset side of Al(c) . The operation of the bits per word 
counter i s  the same as i n  Systems 4 and 5 .  
Count 62 of the frame counter i s  detected by AND gates A94C and A94D 
that produce a negative output through A78A to monostable multivibrator A44B. At count 63, 
the trailing edge of the count 62 signal triggers monostable multivibrator A44B, and the 
resultant 2-microsecond output i s  routed through power inverters A93H and A93D to reset the 
frame counter. 
5.3.3.7.2.3. Single Word Insert Capability 
The single word insert capability was accomplished by adding circuits for 
selection of word time slot and word content. Switches A20-Sl through A20-S6 and A45-S1 
through A45-S4 are positioned to select the word and frame time slot and are connected 
to true and inverted outputs of word and frame counter CSR's. Switch A4546 provides 
enable/disable control of the single word insertion logic. Outputs from the time code select 
switches and the enable/disable switch are applied to a 13-input AND gate consisting of  
A66F, A94B, A94A, A93F, A93G, and A94F. AND gate A94F also receives inhibit inputs 
from power inverter A93E during sync t ime slots and from the time code gating time slots. 
If the enable/disable switch i s  i n  the enable position and a valid time slot i s  selected, the 
13-input AND gate i s  enabled during the selected time slot with a resultant output through 
power inverter A93B that strobes word content AND gates A92B through A92H. The word 
content AND gates are enabled or inhibited as selected by word content switches A70-S1 
through A70-S7. The word thus constructed i s  strobed through the word content AND gates 
to the OR gates at the simulator data register input. The negative output of  the 13-input 
AND gate also inhibits AND gate A94E to prevent loading other data during the single word 
insertion time slot. 
5.3.3.7.2.4. Selectable Sync Word Capability 
The selectable sync word capability was accomplished by adding circuits 
for selection of sync word. Switches on circuit cards ,417, A42 and A67 and associated gating 
logic provide this capability. Switches A17-S1 through A17-S-4 are positioned to select the 
pattern for the first four bits of the frame sync word. Outputs from these switches enable or 
inhibit AND gates A16C, A66E', A66A, and A65D that are strobed during word time 1 by the 
output from AND gates A34D and A34F through power inverter A93C. The resultant gated 
output bits are OR'ed by A65C , A66C , AI 6A and A1 6D and are routed through power inverters 
A47F , A47G , A47H , and A47J to the OR gates at the simulator data register input. 
Frame sync pattern bits 5 through 12 are constructed by switches A17-S5, 
A1747 and A42-S1 through A42-56. Outputs of these switches control AND gates A92A, 
A16F through A16H and A69E through A69H that are strobed during word time 2 by the output 
from AND gate A83F through power inverter A54D e The second portion of the frame sync word 
i s  routed from the AND gates to the OR gates at the simulator data register input. 
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Bi t s  13 through 16 of the frame sync pattern are constructed by switches A42-56, 
A42-S7, A67-S1 and A67-S2. These switches control AND gates A16E, AlbB, A66Q and A65E 
that are strobed during word time 3 by the output from AND gate A84B through power inverter 
A93A. The AND gate outputs are then OR'ed, inverted, and applied to the Simulator data 
register input OR gates as described for frame sync ttern bits 1 through 4. Power inverter 
A93A output also strobes AND gates A32E through A32H to gate the four ID sync bits to the 
simulator data register input. 
5.3.3.7.5. 
modified to accept four bits of time code data from the time code generator. These time code 
bits are received through pins BZ, BY, BX and BW of connector 5108. 
TIME CODE INPUTS. The simulator data register input OR gates were further 
The OR gates were expanded to four- and five-input gates by addition of gates 
A41F, A41C through A41 E. The OR function was performed the same way as in Systems 4 and 
5. 
The video amplifier card originally used (Slot A90), was removed and a new, 
improved video amplifier card put its place. The new card provides a better response time 
and waveshape appearance for the new split-phase type of signal e 
Also, a time code generator enablehnhibit switch was added to control the 
externally mounted time code generator from the simulator drawer. Switch A6746 provides 
the signal through power inverter A47K. The output of A47K i s  routed to J108-CK. 
There were other minor changes made in the simulator drawer for System 7 and 8 
that were not because of the B-modification but only to bring the function configuration up to 
the state of the simulators in Systems 4 and 5. These changes are mentioned here but wi l l  not 
be described in  detail. The modifications included the addition of a simulated sync confidence 
signal, the addition of a drawer connector J11C for external computer control of the data 
content of the simulated output signal, and the modification of timing signals generating word 
rate and minor frame rate pulses. 
5.3.3.8. TIME CODE GENERATOR 
The time code generator (figure 105) contains six binary-coded-decimal (BCD) up- 
counters that are advanced at a l-pps rate to generate time code data comprised of units and 
tens of seconds, minutes, and hours. 
The units of seconds up-counter i s  formed by CSR's A7A through A7C and A8A and 
i s  advanced at a l-pps rate by the minor frame rate signal received through power inverter 
A16A. When the counter i s  advanced to count 10, AND gate A21D i s  enabled by the gout- 
put of the CSR A8A, the 2 output of CSR A7B (inverted through A15Q), and the frame rate 
signal (inverted through A16B). The resultant negative output of AND gate A21D advances 
the tens of seconds counter and i s  applied through OR gate A6A and power inverter A16C to 
trigger differentiator A19A. The output of differentiator Al9A resets the units of seconds 
counter to 0. 
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Each count 10 output from the units of seconds up-counter causes the tens of sec- 
onds up-counter to advance as discussed above. The tens of  seconds counter i s  a 6:l counter 
and i s  comprised of CSR's ASB, A8C, and AlOA. When the tens of seconds up-counter i s  
advanced to count 6, AND gate A21E i s  advanced by the 4 output of CSR AlOA, the 2 output 
of CSR A8C (inverted through A15F) and the inverted frame rate signal. The resultant nega- 
tive output of AND gate A21E advances the units of minutes up-counter and i s  applied through 
OR gate A6B and power inverter A16D to trigger differentiator A19B. The output of differen- 
tiator A1 98 resets the tens of  seconds up-counter to 0. 
Operation of the units of minutes up-counter (CSR's AlOB, AlOC, A l l A  and A l l  9) 
and the tens of minutes up-counter (CSR's A1 lC,  A12A, and A12B) i s  identical to the seconds 
up-counters described in  the preceding paragraphs. 
The units of hours up-counter (CSR's A12C and A17A through A17C) and the tens 
of  hours up-counter (CSR's A18A and A18B) operate similarly to the counters described in  the 
preceding paragraphs except that the hours count i s  reset at count 24. When the counter i s  
advanced to count 24, AND gate A22C i s  enabled by the Toutput of CSR A18B, the 4 output 
of  CSR A1 78 (inverted through A22D), and the inverted frame rate signal. The resultant nega- 
tive output from AND gate A22C i s  applied through OR gate A6F and power inverter A16H to 
reset the tens of hours up-counter. The output of power inverter A16H i s  also applied through 
OR gate A16E and power inverter A16G to trigger differentiator A19E to reset the units of 
hours up-counter and through OR gates A6A through A6D to reset the seconds and minutes up- 
counters. 
The FRAME GATE r^ signal from the Decommutator provides one enable input to 
each of the AND gates in the word gate matrix consisting of NOR circuits on A1 , A2 and A3. 
These circuits also receive true and inverted WORD GATE 1 , 2, 4, 8, 16, and 32 signals 
through power inverters A1 3A through A I  3K , A1 65, and A1 6K and A26C a During word time 
4 of each first frame, AND gates A1A and A1 B are enabled by applied FRAME GATE 
WORD GATE 1 ,  2, 4, 8, 16 and 32 signals to develop an output through power inverter A4-A 
to strobe AND gates A23A, A23B, A6G and A6H. These gates receive the ZERO outputs of 
CSR's A7A through A7C and A8A and, when strobed, gate units of seconds data through OR 
gates A3A , A3C through A3E , and A21 A through A21 C and power inverters A4H , A4J, A4K , 
and A13K to the simulator data register. 
and 
During word time 13 of the first frame , AND gates A1 C and A1 F are enabled to 
develop an output through power inverter A4-B to strobe AND gates A23C through A23E to 
gate tens of seconds data to the simulator e During word time 22 , the output of  AND gates 
A2B and A1D strobes AND gates A23F through A23H and 
gate units of minutes data; during word time 24, the outp 
AND gates A248, A24C and A24D through power inverte 
during word time 32, the output of AND gates A3B and M A  strobes AND gates A24E, A24F, 
A24G and A24H through power inverter A4E to gate units of hours data; and during word time 
37, the output of AND gates A3F and A2C strobes AND gates A15A and A156 through power 
inverter A4F to gate tens of hours data. 
4A through power inverter A4C to 
f AND gates A2F and A1E strobes 
D to gate tens of minutes data; 
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Each word gate matrix output i s  OR'ed by A2D and A2E and i s  routed through 
power inverter A4G to inhibit normal simulator data loading during the word time slots. Pro- 
vision i s  also made for a switch-controlled input through connector PlO8-CL to OR gate A6F 
to reset a l l  Time Code Generator counters, 
5.3.3.9. 
Mid-EasternRDH-10-50. This provides the logic 3-10 volts and -10 volts with the following 
ratings: 
POWER SUPPLY , In Systems 7 and 8, the *1OV p w e r  supply used was a 
+10 volts at 5 amperes 
-10 volts at 50 amperes 
Since the overall front panel height of the Mid-Easternsupplywas smaller than the Sola supply, 
a 5.5-inch blank panel was added i o  Cabinet 3 e More information on the power supply may 
be found in the Power Supply Instruction Manual. 
5.3.3 .lo. EVENT RECORDER. Each system was provided with a single 60 channel event 
recorder. This unit was a Techni-rite TR-6360-357, deflection type, heat stylus, event 
recorder. The recorder is mounted on slides, completely self-contained, in  i t s  own 60-inch 
roll-around cabinet for accessibility. 
In an inactive state (defined as a logic ZERO), the pens mark on the uncalibrated 
portion of the paper. In an active state (defined as a logic ONE), the pen deflects to the left 
and mark in  the calibrated portion of the paper 
Channels No. 1 and 59 are serial time code traces. Channels 2 and 60 are time 
code marker traces, Channels 3-58 are the digital information channels. 
5.3.3 . I  1 . ANALOG RECORDERS e The analog recorders (Brush - Mark 200) previously con- 
tained in  the system were modified with the addition of a relay bracket assembly mounted in 
the rear of each recorder cabinet. 
The time code and marker signals are routed from the time code display drawer, 
using relay drivers, into the relay bracket assembly. The contacts of each relay were used to 
activate the two event pens on the analog recorder. Each relay bracket contained two relays 
plus necessary input/output connectors . 
I 
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SECTION VI 
RE LlABl LlTY 
6.1. INTRODUCTION 
The following paragraphs describe changes to the reliability assessment, failure effects 
analysis, and parts selection necessary to update the Nimbus Design Study report (Contract 
No. NAS-5-3787) to reflect the present Nimbus B configuration. Included i n  paragraph 6 :6 
i s  a complete failure history of the prototype and the flight models during qualification and 
acceptance tests. 
Part application data sheets for every part within each subassembly are contained in  
Appendix I along with reliability calculation forms summarizing the failure rates for each sub- 
assembly GSFC malfunction. 
6.2. RELIABILITY 
A summary of the probability of success for each mode of operation for the Nimbus Design 
Study configuration and the Nimbus B configuration, including Government-Furnished Equip- 
ment (GFE) recorders and transmitters, i s  as follows: 
Probability of Success 
Mode of Operation Design Study Nim6us B 
Record/PI ayback 0.8949 0.8200 
Time Code Plus Real Time 0.8807 0.8069 
Time Code Less Real Time 0.8885 0.81 47 
Time Code Bypass 0.8922 0.81 74 
Al l  reliability calculations are based on a 6-month (4380-hour) mission time, The proba- 
bi l i ty of success as a function of mission time i s  shown in  figure 106 for the record/playback 
and time code plus real time modes. The remaining modes, time code less real time and time 
code bypass, are not shown because the graphical presentation would become overly compli- 
cated due to closeness of the curves. 
6.3. SUBSYSTEM RELIABILITY NUMERICAL ASSESSMENT 
6.3.1 . RELIABILITY MATHEMATICS 
The following paragraphs present mathematical techniques which , when used to form 
the mathematical model of the subsystem, best reflect the electrical configuration of the aquip- 
ment. The diagrams graphically and 
function performed by the equipment 
numerically display the probability of success for each 
and are not intended to show signal flow. 
6-1 
i 
i \. / 
i 
t 
z 
. 
J 
-“ i a 
6.3.1 .l. NONREDUNDANT COMPONENTS 
The mechanism underlying the exponential reliability function of nonredundant 
components i s  that of random or chance failures that are independent of accumulated l ife and 
are individually unpredictable. This type of “failure law” for complex systems i s  used because 
different part failure rates , varying deterioration mechanisms, varying environmental con- 
ditions, etc. , result i n  stress-strength combinations that produce failures randomly in  time. 
Exponential and Poisson distributions are equivalent except for the choice of the 
random variable. For the exponential , the random variable i s  the tjme-to-failure; for the 
Poisson , the random variable i s  the number of failures per given time period when failure times 
are exponential I y distributed . 
The exponential reliability expression i s  derived from the Poisson distribution as the 
probability of zero failures in  the interval CO ,tl . 
-At  
R = e  
where 
6.3.1.2. 
R = reliability or probability of success 
X = failure rate 
t mission time 
REDUNDANT COMPONENTS 
dan t 
nent 
The expression used to represent the probability of successful operation for redun- 
components, whereby the active component fails at some time (tl) and the standby compo- 
i s  switched into operation for the remaining mission time, i s  derived as follows: 
Success can be achieved in  the following ways: 
a. Components A and 6 succeed to time t (mission duration). 
b. Component A fails at time t l  , less than t, and component 6 must operate to 
t ime t. (The switch must work at time t l  .) 
c. Component A succeeds to time t and the standby component 6 fails. 
Translating the preceding three conditions of success into time independent 
probabi I i ties: 
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where XA = failure rate of the init ially active component 
AB = failure rate of the standby component 
As = failure rate of the switch 
Solution of the above equation yields: 
When redundant components A and B have the same failure rate, this equation 
reduces to: 
6.3.1.3. ALLOWABLE CHANNEL LOSS 
The allowable loss of eight analog and seven digital inputs has been introduced to 
define mission success. With this definition of success, the binomial distribution i s  applicable. 
However, when the number of channels i s  large and single channel failure probability i s  small, 
the Poisson distribution i s  a close approximation to the binomial. The reliability expression 
becomes: 
r -a a €  
r! 
X 
r=O 
R=C 
where R = reliability 
X = total failure rate 
t = mission time 
X = number of allowable failures 
Where circuit configuration i s  such that a single failure w i l l  cause maximum allow- 
able data loss for mission success, the expression above reduces to: 
-Xt R =  F. (1 +At) 
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6.3.2. PCM BLOCK ANALYSIS 
The reliability of the PCM subsystem has decreased as a result of noise immunity 
modifications incorporated i n  the coder and multiplexer circuits. Figure 107 is a reliability 
diagram that shows the Nimbus B PCM subsystem divided into nonredundant input circuits and 
redundant blocks. The following paragraphs discuss differences in  reliability of the Nimbus B 
PCM circuitry compared with the Design Study PCM circuitry. 
6.3.2 .l.. NONREDUNDANT INPUT CIRCUITS 
The PCM subsystem i s  a block-redundant configuration except for the multiplexer 
submatrix input gates. The reliability has decreased for both analog and digital input 
circuitry as shown by the following comparison: 
Re1 iabi li ty 
Design Study Nimbus B 
Digital Data (RDD) 0.9951 0.9872 
Analog Data (RAD) 0.9654 0.9328 
Total ( P i  = RDDRAD) 0 a 9607 0.9209 
where: 
RDD = reliability of digital input gates with one allowable failure. 
RAD = reliability of analog input gates wi th  one allowable failure. 
A major cause of the decrease in reliability of multiplexer input circuits i s  the 
addition of metal f i l m  resistors required to remove MOSFET switching transients. 
6.3.2.2. REDUNDANT BLOCK 
The reliability has decreased for PCM redundant circuits. These circuits are 
divided into subsections as shown below with a comparison of the Design Study and Nimbus B 
reliability estimates. 
Multiplexer (RM) 
Reliability 
Design Study Nimbus B 
0.8772 0.7997 
Program mer (R p) 0.9429 0.9439 
A/D Converter (RC) 0.941 3 0.9310 
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Re1 iabi I i ty 
Design Study Nimbus B 
' 4  
3 
'i 
i 
i 
& ... # 
i 
f i 
Output Register & Split 
Phase Converter (Ro) 
Power Supply (Rps) 
0.9901 0.9901 
0.9760 0.9785 
Total (P2 = R,RpRCRoRps) 0.7523 0.6809 
where: 
RM = reliability of redundant multiplexer circuits 
Rp = reliability of programmer 
RC = reliability of A/D Converter 
Ro = reliability of output register and split phase converter 
Rps = reliability of power supply 
Additional circuitry in the coder and multiplexer to increase noise immunity 
have resulted in  decreased reliability of the PCM redundant block. 
6.3.2.3. TOTAL PCM RELlABlLlfY 
The reliability of the PCM subsystem has decreased from 0.9026 to 0.8270 as a 
result of design changes. 
The mathematical model for the complete PCM subsystem i s  as follows: 
-A, t 
"X2t 
'XSt 
where P1= E = probability of success of multiplexer input circuits with 
allowable losses 
P2" E 
Ps= E 
= probability of success of redundant circuitry 
= probability of success of switching circuitry 
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PCM subsystem reliability, in a nonredundant configuration, i s  shown in the 
following mathematical model for comparative purposes. 
Re 1 iabil i ty  
Design Study Nimbus B 
R = P  P 
1 2  
0.7235 0.6270 
6.3.3. TME BLOCK ANALYSIS 
For analysis purposes, the TME subsystem i s  divided into four modes of operation, 
the redundant record/playback blocks and the nonredundant real time and time code circuitry 
(figure 108). The GFE tape recorders and transmitters that interface with the TME are 
included in the analysis. There has been no significant changes in the TME reliability 
estimates resulting from minor design changes as described in paragraph 6.5.2. 
6.3.3.1. 
a l  I modes of operat ion: 
COMMON EQUIPMENT (PCE = .9977). The following equipment i s  common to 
a. Summing Amplifier (PSA = .9953) 
b. Transmitter (PT = .9527) 
The mathematical model for these redundant blocks i s  as follows: 
PCE= {PSA c 1  -+ - PSAPS2)) } { pT L1+ (' - pTpS3)1 1 'SA 'T 
'SA + 'S2 'T+ '53 
where PSA = probability of success of summing amplifier 
PT 
Ps2 = probability of success of switching circuitry for the summing amplifier 
= probability of success of transmitter 
Ps3 = probability of success of switching circuitry for the transmitter 
6.3.3.2. 
playback m 
matical model for the record/ 
where PCE = probability of success of common equipment (summing amplifiers, trans- 
mitters , and associated switching circuits) 
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PR/p = probability of success of recorder, record amplifier, and playback amplifier 
Ps i  = probability of success of record/pIayback switching circuits 
6.3.3.3. TIME CODE "ON", REAL-TIME "ON" 
(RTC+RT = .9757) 
Nonredundant, internal TME components required for this mode of operation are: 
Component 
Re I ay 
N NX 10-5 - 
4 0.080 
Resistor, Variable WW 2 0.266 
Resistor, Metal Fi lm 4 0.088 
Capacitor, Tantalum 2 0.074 
Total Failure Rate 0 3 0 8  
P, = e  cNx = .9780 
The mathematical model for time code plus real-time mode of operation is as 
follows: 
where P i  = probability of success of TME nonredundant circuitry 
PCE = probability of success of common equipment 
6.3.3.4. TIME CODE "ON ' I ,  REAL-TIME "OFF" 
Nonredundant, internal TME components required for this mode of operation are: 
Component 
Relay 
- N NX  IO-^ 
3 0.060 
Resistor, Variable WW 1 0.133 
6-1 0 
Component - N NX 10-5 
Resistor , Metal Fi lm 1 0.022 
Capacitor , Tantalum 2 0.074 
Total Failure Rate 0 289 
The mathematical model for time code less real-time mode of operation i s  as 
foilows: 
where P2 = probability of success of TME nonredundant circuitry 
PCE = probability of success of common equipment 
6.3.3.5. TIME CODE BYPASS 
( RTC B = .9884) 
Nonredundant , internal TME components required for this mode of operation are: 
Component N Nh x 11-5 - 
Relay 1 0.020 
Resistor , Variable WW 1 0.133 
Resistor , Metal Fi lm 1 0.022 
Capacitor, Tantalum 1 0.037 
Total Failure Rate 0.212 
P3 = e -Nh = .9907 
The mathematical model for t ime code bypass mode of operation i s  as follows: 
RTC B = '3'CE 
where P3 = probability of success of TME nonredundant circuitry 
PCE = probability of success of common equipment 
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6.3.4. TOTAL SYSTEM RELIABILITY 
A summary of the reliability calculations discussed in the preceding paragraphs i s  
as follows: 
RPCM = ,8270 
RR/P = .9915 
= .9884 R~~ B 
Total system reliability i s  calculated for each mode of operation as follows: 
= RTC+RTR~CM = -8069 Time Code Plus Real-Time 
i 
.I 
I 
= RTC-RTRPCM = .8147 Time Code Less Real-Time 
- 
- RTCBR~CM = .8174 Time Code Bypass 
Monitor circuits are considered nonessential to mission success and are not included 
in the above equipment reliability calculations. 
6.3.5. MONITOR CIRCUITS 
Reliability of the components used to monitor environmental conditions within the 
equipment i s  listed below: 
Cornponen t 
Monitor Module 1 0.082 
T hermi stors 2 0.060 
Diode 2 0.002 
Resistor, MF 2 0.044 
Resistor, Carbon Comp. 3 0.003 
Total Failure Rate 0.191 
eNXt = 0.991 6 RMONITOR = 
6-1 2 
6.4. FAILURE RATE CONSIDERATIONS 
Failure rates for discrete components were selected at appropriate stress levels from 
MIL-HDBK-217. Failure rates for semiconductor devices were improved by a factor of 10:l 
to refiect improvements realized from power ageing. This improvement factor i s  based on 
data obtained from GSFC Document X-650-65-105 "A Comparison of Burn-In and Bake as 
Semiconductor Screening Techniques For the Nimbus Spacecraft Program , I1  dated March 1965. 
Failure rates for multiplexer components were obtained from the latest manufacturer- 
supplied testing information as follows: 
a. MOSFET 0.03%/1000 hours 
b. Integrated Devices 0.01 6%/1000 hours 
c. Custom Device (GPA) 0.04%/1000 hours 
Failure rates for record/playback and erase heads were not included in MIL-HDBK-217 
and were obtained from "Failure Rate Data Handbook (FARADA)," dated 1 March 1965, 
that was supplied by the Bureau of Naval Weapons. 
6.5. FAILURE EFFECTS ANALYSIS 
The addendum to Final Report for Contract No. NAS-5-3787 contained a complete 
failure effects analysis for the Nimbus Study PCM subsystem, presented on a circuit function 
level for the PCM and by mode of operation for the TME . Subsequent design modifications 
for the Nimbus B configuration require changes to this analysis as presented i n  the following 
paragraphs. 
6.5.1 . PCM ANALYSIS 
Modifications have been incorporated i n  the PCM to improve noise immunity i n  the 
coder and multiplexer circuits. The failure effects analysis requires no change as a result of 
these product improvement modifications 
6.5.2. TME ANALYSIS 
The TME Relay Switching Diagram has been revised to reflect a few minor changes 
made to the design study configuration. Figure 108 shows the electronic components and 
relays required, as well as the state of the relay contacts, for each mode of operation of the 
Nimbus "B" TME configuration. Table 15 lists the circuitry in figure 109 under subsystem 
No. 1 and the associated complementary circuitry for the redundant path under subsystem 
No, 2. The following paragraphs describe part changes within the TME and the associated 
failure mode and effects analysis, 
6-1 3 
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Table 15. TME Electronic Components and Relays 
Subsvstem No. 1 
K1 
K2 
K3 
K4 
K5 
K7 
K8 
K9 
K16 
K17 
K19 
R1 through R5 
R6, R10 
R7, R11 
A2R1 through A2R3 
A2R4 
Record No. 1 
Playback No. 1 
Summing No. 1 
Recorder No. 1 
Transmitter No. 1 
Subsystem No. 2 
K1 
K10 
K11 
K12 
K13 
K15 
K8 
K9 
K16 
K18 
K19 
R1 through R5 
R8 , R12 
R9, R13 
A2R1 through A2R3 
A2R5 
Record No. 2 
Playback No. 2 
Summing No. 2 
Recorder No. 2 
Transmitter No. 2 
Addition of the "PCM Emergency Power On" command required one relay (K19) 
and ten protective diodes (CR81-CR90) 
failures wi l l  not effect operation of relay K19. A failure i n  relay K19 (coil or contacts) 
w i l l  result i n  loss of ability to provide emergency power to the PCM should Nimbus prime 
power be lost. 
The diodes are redundant so that open or short mode 
The gain adjust potentiometers (MR4 and A2R5) , added to the playback amplifiers , 
wi l l  cause an increased gain for short mode failures and a decreased gain for open mode 
fai lures. 
Interlocking relays K6 and K14 have been removed. These relays prevented 
simultaneous operation of the two recorders i n  playback mode. It i s  now possible for the 
ground station to command both recorders to playback at the same time, which w i l l  result 
i n  scrambled data. 
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6.6. PARTS SELECTION AND VENDOR EVALUATION 
6.6.1. MOSFET, 5 CHANNEL MULTIPLEXER 
MOSFET's presented two major problem areas. These areas can be considered as 
handling procedures and supply source. 
MOSFET's are extremely susceptible to damage caused by static charge. Static 
charge generated by friction i n  handling is sufficient to destroy a unit. To prevent this 
type of damage, a handling procedure was generated (Radiation Drawing 110174, Handling 
and Shipping Flatpack and MOSFET devices) that outlined al l  special requirements for the 
vendor and for Radiation personnel. 
The major supplier, Fairchild Semiconductor, was unable to adequately protect the 
units during handling and therefore had a high destruction rate. The excessive fall-out 
seriously threatened the production schedule, thus necessitating a search for a second source. 
It has been further determined that FSC flatpacks have a poor internal design. The mounting 
of the chip to the header and the subsequent wire bonding and routing creates a potential 
problem of inadvertent shorting e 
MOS Chip , / - Case 
-Lead f rom p r i n t e d  
I J c i r c u i t  pad 
Gold Whisker' ' Moly tab 
Pin # 7  
figure 110 
In fabricating this part, gold whiskers are bonded to the chip, then to the bonding 
pad (see figure 110). After making the chip bond; the gold lead must be drawn upward, across, 
then down below the chip surface to the printed circuit pad. The printed circuit pad i s  on 
the same level with the molytab, thus proper fabrication relies heavily on operator dexterity 
to keep the gold lead from being able to short to an adjacent lead or the molytab. 
The problems with Fairchild P/N 106510 MOS flatpacks are complicated by the 
difficulty of determining those which are poorly made, after the part i s  complete. Normal 
radiographs wi l l  not clearly show how close the gold leads are to the molytab. Therefore, 
with only the potential lead to lead shorts being found a part cannot be considered reliable. 
This, i n  addition to the above, led to the discontinuation of FSC as a supplied for 
MOSFET flatpacks. 
6-1 6 
'-1 t 
' Z  
.3  
General Instrument Corporation (6.1 e) of Hicksville , L. I. , indicated promise as a 
potential supplier because of development work on a 5-channel MOSFET e Negotiations were 
inaugurated to develop a circuit that would be interchangeable with the Fairchild circuit. 
General Instrument's plant , production procedures, and quality control procedures were sur- 
veyed and found to be inadequate for production of aerospace components. Radiation and 
G e I .  personnel met on several occasions to revamp production and quality control procedures 
so that fabrication of the circuits could begin. General Instrument Corporation (Gelm) i s
now the source of supply for this item, as was discussed in the "Addendum to final report for 
Nimbus Design Study''- 
The Fairchild MOSFET's on the flight models were replaced with General Instrument 
MOSFET's. It was not considered necessary to replace the Fairchild devices i n  the prototype 
model , however, and as a result this model contains approximately equal quantities of 
Fairchild and G . I .  devices. 
Problems with General Instrument MOSFET devices started during acceptance testing 
of the Flight 1 system. Analysis by both Radiation and General Instrument revealed three 
possible problems: 
a. Contamination by foreign particles 
b. Pin holes i n  the oxide 
c. Seal problem 
During a briefing at NASA/GSFC i t  was pointed out that particle contamination was the most 
probable cause of the system failures since the failures occurred only during system vibration. 
The participants at the briefing were informed that x-ray was not an effective screen for 
particle contamination and that a possible problem existed in  the sealing of the G . I .  MOSFET 
devices since an excessive number of gross leakers had been detected during random sampling. 
The particle contamination and seal problems were investigated at General Instrument. 
Evidence gathered during the investigation indicated a process, process control , procedure , 
quality control or inspection inadequacy at General instrument. Corrective action was under- 
taken and more stringent process controls and inspections were instituted. In addition to the 
corrective action, G.1 recommended that the MOSFET's presently used in  the Nimbus pro- 
gram be replaced with a pyrolytic oxide construction (glass overlay) device which would 
protect against a l l  particles except those large enough to short between bonding pads or wires 
(3 mils). Radiation concurred with this recommendation and , with NASA approval , all of 
the nonpyrolytic MOSFET's in  flight systems 1 and 2 were replaced with the pyrolytic devices. 
Qualification tests of the pyrolytic devices are i n  process and the results wi l l  be contained in  
a subsequent report 
used to manufacture the packages or were introduced during the manufacturing process. That 
corrective action taken at General lnstrument (pyrolytic oxide and package inspection and 
cleaning) has been successful i s  shown by the device qualification and system test results. 
It is, therefore, deduced that the particle contamination was the cause of system failure, 
s t ~ ~ ~ t j o n s  revealed that some of the rticles were present in the materials 
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6.6.2 DUAL DTL NAND GATE 
Roblems with the Westinghouse WM261 G device started during qualification tests 
of the prototype system. The problem was a Westinghouse manufacturing defect which shorts 
the base to ground and clamps Vce to Vcc, Westinghouse confirmed the problem with their 
own analysis which concluded that the diode wire was diffused too deeply and resulted in a 
temperature sensitive leakage path to substrate. A method of screening was developed by 
Westinghouse. One volt i s  applied to pin 7 with pin 14 grounded and a l l  other pins open. 
Current should read 10 microamperes or less. This method proved to be effective and al l  
WM261 G devices from both fl ight systems were removed from the cards and screened. 
6.7 MALFUNCTION HISTORY 
The following paragraphs describe the malfunction history for the prototype, flight 1 and 
flight 2 systems. GSFC malfunction reports are contained in Appendix I I .  
6.7.1 MALFUNCTION HISTORY SUMMARY - PROTOTYPE SYSTEM 
A total of seventeen system level failures were reported during qualification testing of 
the prototype model. These failures involved seven Fairchild MOSFET's, five General Instru- 
ment MOSFET's, three Westinghouse dual-NAND gate flatpacks, one Texas Instruments 2N2412 
transistor, and one failure due to workmanship. Table 16 lists the failures which occurred 
during Qualification Tests. 
6.7.1.1 SYSTEM FAILURES DURING QUAL FlCATl ON TEST1 NG 
6.7,1 .1 .1 ITEMS 1 AND 2 
These devices (Fai lchild MOSFET's) failed during random longitudinal vibration. 
Since the Fairchild MOSFET's were no longer being qualified for flight systems, no analyses 
were performed on the failed devices and General nstrument MOSFET's were used as replace- 
ments. 
6.7.1.1.2 
and 52-63) were intermittent during longitudinal random vibration then became stable after 
vibration and remained stable throughout the remaining tests. An analysis of the circuits 
associated with the intermittent channels revealed three MOSFET's which could have been 
responsible for the intermittent operation e 
ITEMS 3, 4 AND 5. Prime digital channels (words 6 4 4 ,  62-13, 65-30, 61-45, 
Analysis performed on item 3 by the Diagnostic Lab gave no failure indications 
and the MOSFET was considered to be a good device. 
Electrical tests revealed that i tem 4 was shorted. However, since the system 
failure was intermittent and could not be explained by a shorted condition, i t  can be assumed 
that the device was damaged after system test. 
6-18 . 
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Source 5 was found to be op n in item 5. Decasing and visually examining the 
device revealed the gold bond (aluminum metallization interface) was black. The bond at 
pin 5 was probed and found open, but intermittent contact was indicated. An Au-A1 forma- 
ns 9 and 10 apparently caused the device to operate intermittently. 
Subcommutgted channels of subframe 12, words 1/16A-301 , 305, 31 1 , 
placement for item 5 (Fairchild MOSFET). 
6.7.1.1.3 ITEM 6. 
315, 319, and 323 were lost during longitudinal vibration. The problem was corrected by 
replacing item 6 (Fairchild MOSFET) with a G. 1 .  MOSFET. 
6.7.1.1.4 ITEM 7. 
temperature tests. Item 7 (Fairchild MOSFET) was replaced with a G. 1. MOSFET. 
Subcommutated analog channel subframe 14, word 14 read high during 
6.7.1.1.5 ITEMS 8 AND 9. 
were lost during electrical test at room ambient. Analysis of item 8 revealed surface contam- 
ination, external to the device. The failure was considered to be of a random nature. Item 
9 was electrically tested and the reported failure mode could not be verified. There was no 
evidence that the device was defective. 
Prime analog channels 1A3, 1A7, 1A13, 1A15, and 1A19 
6.7.1.1.6 ITEMS 10, 11 A D 12. These items (dual DTL NAND gates) failed during temp- 
erature testing. Analysis conducted by the Diagnostic Lab indicated a manufacturing defect 
which resulted in heat sensitivity and excessive leakage current through the reversed bias diode 
of the substrate. Westinghouse confirmed the problem and proposed a method of screening the 
devices. One volt is  applied to pin 7 with pin 14 grounded and a l l  other pins open. The 
current should be lOua or less. This method proved to be effective and was used to screen a l l  
the Westinghouse flatpacks on the flight systems. 
6.7.1 a 1.7 'ITEMS 13, 14 AND 15. 
testing and troubleshooting of the system. The damaged parts were replaced with new devices. 
Leads on these items were weakened during electrical 
6.7.1.1.8 ITEM 16. 
lector to emitter short that caused the loss of BTE Command on C M  2. The defective part 
was lost during module rework and therefore no analysis of the part could be obtained. However, 
no other failures of this device occurred on the Nimbus B program and i t  i s  felt that no signifi- 
cant information was lost. 
The Texas Instrument 2N2412 transistor was suspected of having a col- 
' 
6.7.1.1.9 ITEM 17. 
found in Output Board 1A between pins 3 and 4 of A44. The failure was attributed to a fab- 
rication error. 
CM data was lost during the thermal vacuum test. A solder short was 
6.7.2 MALFUNCTION HISTORY SUM RV - FLIGHT SYSTEM 1 
Fifteen system level failures were reported during qualification testing of flight system 
gates, one Sprague N N driver, and one failure due to work- 
1 .  These failures are listed in  table 17 and include nine General Instrument MOSFET's, 
four Westinghouse dual NAN 
munship. 
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Al l  of the above failures occurred during the init ial environmental tests performed on 
the system. Testing was suspended after vibration tests and three days of thermal cycling had 
been completed so that the MOSFET failure problem could be resolved. No failures were re- 
ported during the rerun on the environmental tests. 
Flight System 1 was subjected to vibration seven times during the init ial environmental 
tests (three times consecutively without rework) and failed due to MOSFET device problems 
four times. A l l  of the failures occurred during random vibration in the longitudinal axis. 
Electrical tests performed in the Reliability Diagnostic Lab indicated that five of the 
MOSFET devices tested good, two were shorted, and two had intermittent shorts. Seven of the 
devices were autopsied at General Instrument and one or more particles were found in each 
device. Probing of the particles revealed that some were conductive and of sufficient size to 
create a short. The other two devices were autopsied in the Reliability Diagnostic Lab and 
particles were found which were large enough to cause shorts. 
6.7.2.1. SYSTEM FAILURES DURING ACCEPTANCE TESTING 
6.7.2.1 .l. ITEMS 1 , 2, 3, 7 AND 8. These devices (G. 1 .  MOSFET's) were reported to 
have failed during longitudinal random vibration. Electrical tests performed in the Reliability 
Diagnostic Lab indicated that the devices were good. Autopsy of the MOSFET's at General 
instrument revealed that particles were present in each device. The particle found in item 
2 was approximately 10 mils. Holes were found in  the metallization of item 7, probably 
due to static charge damage after removal from the system. 
6.7.2.1.2. ITEMS 4 AND 11. Items 4 and 11 were reported to be shorted during longitudinal 
random vibration. Electrical tests indicated that each device had an intermittent short and 
x-rays revealed foreign particles. Particles were discovered during autopsy at G. 1. which 
were conductive and large enough to cause a short. 
6.7.2.1.3. ITEMS 5, 10, 12 AND 13. Item 5 was reported to be temperature sensitive at 
-5OC and items 10, 12 and 13 at +55OC. The failed devices (dual DTL N A N D  gates) were 
returned to Westinghouse for analysis. Results of the analysis indicate that the devices failed 
due to high leakage from the stopper diodes to the substrate. The diode wire was diffused too 
deeply and resulted in a temperature sensitive leakage path to the substrate. This results in 
the base current being shorted which in turn causes V to increase. SAT 
Westinghouse proposed a method of screening the devices which proved to be 
effective. One volt is  applied to pin 7 with pin 14 grounded and a l l  other pins open. If the 
current i s  greater than ten (10) microamps the device should be rejected. Al l  the Westinghouse 
devices on Flight System 1 were removed and subjected to the above test. 
6.7.2.1.4. 
vibration. Gate 4 of item 6 was found to be shorted during electrical tests performed in the 
Diagnostic Lab. Autopsy at G. 1. revealed foreign particles, however, the material was 
firmly attached and could not be moved. A fixed gate to drain short was found in item 9. 
Autopsy revealed a particle which was found to be conductive and of sufficient size (3.8 X 
2.9 mils) to cause a short. The metallization 
underneath the metallization were detected in the shorted gate. The pin holes probably 
resulted from a static charge after removal of the devices from the card. 
ITEMS 6 AND 9. These failures (MOSFET's) were reported during longitudinal 
ttern was removed and pin holes in the oxide 
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6.7.2.1.5. ITEM 14. 
of the system and had to be replaced. 
This device (NPN driver) was damaged during disassembly and repair 
6.7.2.1.6. ITEM 15. This failure was a cold solder joint at pin 8 of A51. 
6.7.3. MALFUNCTION HISTORY SUMMARY - FLIGHT SYSTEM 2 
A total of eleven failures were reported during system level testing of Nimbus B Flight 
System 2. Al l  failures which occurred after the system was assembled, in a spread out config- 
uration, are included. Table 18 l i s t s  the failures which occurred prior to acceptance level 
testing and table 19 l i s t s  those failures which occurred after the start of acceptance level 
testing . 
6.7.3.1. 
6.7.3.1.1 . 
temperature cycling at +60 C. Analysis performed by the Reliability Diagnostic Lab revealed 
no defects. Discussion wi th  project personnel revealed the reported failure was most likely 
due to a cold solder joint. (NOTE: A cold solder joint was suspected at the time the device 
was replaced.) 
FAILURES PRIOR TO ACCEPTANCE LEVEL TESTS 
ITEM 1. Thg part (dual DTL NAND gate) was reported to be intermittent during 
6.7.3.1.2. ITEMS 2 AND 3. 
temperature cycling at i 6 6  C. Replacement of item 2 did not correct the malfunction and, 
therefore, no analysis of the part was performed. Analysis of item 3 (pyrolytic MOSFET) re- 
vealed three shorted gates. Two of the shorted gates were the ones which had presented prob- 
lems in the system. Autopsy of the device did not reveal the cause or location of the failure 
in the chip. 
6.7.3.1.4. 
Preliminary analysis performed by the Reliability Diagnostic Lab indicates that the device tests 
are good at ambient temperature. 
6.7.3.1.5. ITEM 5. Item 5 (GPA) was temperature sensitive at -20 C. The device was 
accidentally damaged during analysis and, therefore, no information is available. However, 
no other failures of this device have occurred on the Nimbus B program and i t  i s  felt that no 
significant information has been lost. 
The output of submatrix A (51653062) was intermittent during 
0 
0 
ITEM 4. This part (DTL dual-gate) failed during temperature cycling at 66 C. 
0 
6.7.3.2. 
6.7.3.2.1. 
the functional test performed prior to the thermal vacuum acceptance test. Replacement of 
parts (items 6, 7 and 8) improved the performance of the system, but did not totally correct 
the malfunction, 
troubleshooting revealed that Coder Module 1 was unstable due to voltage ripple. A design 
change was performed which improved the coder stability and corrected the system malfunction. 
(Reference ECO #0320279 dated 11/16/67.) 
FAILURES AFTER START OF ACCEPTANCE LEVEL TESTS 
ITEMS 6 THROUGH 1 1 .  Word three in most subframes was reading high during 
Items 9, 10 and 1 1  were damaged while troubleshooting the system. Further 
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I SECTION VI1 
PCM AND TME QUALIFICATION TESTING 
7.1 INTRODUCTION 
7.1.1 PURPOSE 
To define the Environmental exposures and tests that were performed on the PCM 
Telemetry Subsystem for the NIMBUS Series of satellites. 
7.1.2 PHILOSOPHY OF ENVIRONMENTAL TEST PROGRAM 
The environmental test program delineated in the following pages i s  intended to provide 
the technical officer with a high level of confidence in the reliability of the Subsystem and the 
success of the Nimbus mission. The prototype tests were performed to demonstrate a sufficiently 
conservative margin of design safety in the telemetry subsystem. The flight acceptance test 
program was performed to demonstrate the successful reproduction of the subsystem. 
7.1.3 PREPARATION FOR TEST PROGRAM 
The PCM Telemetry subsystem submitted for prototype testing had a l l  the protective 
covering, potting, etc. Any appendage or other attachment that rendered the subsystem more 
vulnerable were included or simulated e Flight models submitted for acceptance testing were 
exact rep1 icas of the qualified prototype. The subsystem undergoing environmental exposure 
in either a prototype or flight acceptance test program were in  the operating condition expected 
of i t during that portion of i t s  flight history being simulated by the environmental exposure. 
7.1.4 SEQUENCE OF TESTING 
In  the prototype qualification and flight model acceptance test programs, exposure to 
the various environments were in  the following order: 
QUAL1 Fl CATION FLIGHT MODEL 
Prototype Test Program Acceptance Test Program 
1 .  Humidity 1. Vibration 
2. Vibration 2. Thermal-Vacuum 
3. Acceleration 
4. Thermal -Vacuum 
A chronological log was kept throughout the prototype and flight acceptance test programs 
and contained a l l  test program data, identification, procedure descriptions, and a record of a l l  
pertinent events during the test program. 
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7.1.5 TEST CONDlTiON TOLERANCES 
The following are the parameters and test condition tolerances maintained during the 
prototype and f I ight acceptance test program. 
Control Tolerance - The maximum allowable tolerances on environmental test levels during 
I testing were as follows: I 
a. Temperature *2OC 
b. Sine Vibration Amplitude &lo% 
c , Vibration Frequency 
d ,  Acceleration spectral density 
&2% or 1 cps, whichever i s  greater. 
-t3 dB -1 
e. Random Total RMS 
Acceleration 
f. Pressure 
7.1.6 STANDARD CONDITIONS 
+15% 
-10% 
-5 
Less than 1 x 10 Torr 
Unless otherwise specified, the following were considered standard conditions: 
a. Temperature 25' S o C  
b. Relative Humidity 90% or less 
c . Barometric Pressure Local Ambient 
7.1.7 HISTORY 
The Qualification Model environmental testing program can be divided into four phases. 
The sequence of tests performed in each phase i s  shown below. After each phase of testing the 
PCM unit was opened for repairs. The next phase of testing then took place when repairs were 
completed. The Qualification Model completed the room ambient acceptance test without any 
discrepancies before going into environmental testing; however, five prime analog channels 
failed. 
Phase I 
1. Humidity 
2. Vibration 
a) Vertical axis (sine) 
b) Lateral axis (sine) 
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c) Longitudinal a x i s  (sine) 
d) Longitudinal axis (Random) 
e) Lateral axis (Random) 
f) Vertical axis (Random) 
3. Acceleration 
4. Thermal Cycling 
a) + 5 5 O ~  (first) 
b) -5°C (second) 
c) R/A (last) 
5, Stop of first phase +esting 
Phase I I  
1 ,  Thermal Cycling 
a) +55Oc (first) 
b) -5OC (second) 
c) R/A (last) 
2. Vibration 
a) Longitudinal axis (Random) 
3. Thermal Cycling 
a) +55Oc (first) 
b) -5OC (second) 
C) R/A (last) 
4. Vibration 
a) Lateral axis (Random) 
b) Vertical axis (Random) 
Stop of mcond phase testing 5. 
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Phase 111 
1. Thermal Cycling 
a) +55Oc (first) 
b) -5’C (second) 
c) R/A (last) 
2. Vibration 
a) Longitudinal axis (Random) 
b) Longitudinal axis (sine) 
c) Lateral axis (Random) 
d) Lateral axis (sine) 
e) Vertical axis (Random) 
f) Vertical axis (sine) 
3. Thermal Cycling 
a) + 5 5 O ~  (first) 
b) -5OC (second) 
c) R/A (last) 
4. Thermal Vacuum 
a) +55OC for 24 hours 
b) -5OC for 24 hours 
c) 0°C for 48 hours 
d) +5OoC for 12 hours 
Stop of third phase testing 5. 
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Phase IV 
1. Thermal Vacuum 
a) +5OoC for 36 hours 
b) O°C for 48 hours 
c) +5OoC for 48 hours 
d) -5OC for 24 hours 
e) +55OC for 24 hours 
9 R/A last test 
2. Stop of fourth and final testing phase of the Qualification Model. 
At  the time of shipment Word 3 Subframe 2 was the only channel out of tolerance. Word 
28 in subframe 16 failed at +55OC in thermal vacuum but returned to normal operation at room 
ambient. In subframe 13, words 7, 15, 23, 31, 39, 47 and 55 failed during the repair sequence 
in phase 3 but were normal throughout the following thermal vacuum tests. 
7.2 HUMIDITY 
7.2.1 PURPOSE 
The purpose of the Humidity testing program was to demonstrate a conservative margin 
of design safety in equipment operation when exposed to operational environmental operating 
conditions. 
7.2.2 RESULTS 
The Humidity test was carried out in Phase I testing and since no electrical problems 
were encountered i t  was not repeated in any other phase. 
7.2.3 TEST EQUIPMENT REQUIRED 
a) Tektronix 545A scope 
b) 
c) Type D pre-amp 
d) HP3460ADVM 
e) 
Type CA or 1Al pre-amp 
Simpson 260 or equivalent V.O.M. 
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9 HP Wide Range Oscillator Model CDR 200 
i 
g) HP Frequency Counter Model 524C 
h) HP Frequency Converter Model 525C 
i) HP Power Meter Model 434A 
7.2.4 PROCEDURES 
Refer to the Nimbus B PCM Telemetry Subsystem Acceptance Test Procedure RAD 342 
and 343 for al I test procedures. The room ambient acceptance test serves as the Pre-test for 
humidity . 
7.3 VIBRATION 
7.3.1 PURPOSE 
The purpose of the Vibration testing program was to demonstrate a conservative margin 
of design safety in equipment operation when exposed to environmental operating conditions. 
7.3.2 RESULTS 
7.3.2.1 PHASE 1 .  Five prime analog channels were out of tolerance before going into the 
vertical sine axis of vibration. These five prime analog channels corrected themselves during 
this test so that a l l  channels were normal after the test, The next plane of vibration was the 
Lateral sine axis. The BTE command for PCM 2 was lost in this test and channel verification 
had to be accomplished manually, a l l  channels were normal after this test. During the Longi- 
tudinal sine axis six analog subcom channels were lost; a l l  other circuits, except for the BTE 
command for PCM 2, were functioning normally. Vibration in the Longitudinal Random axis 
caused the loss of two additional prime analog channels but corrected the BTE Command for 
PCM 2. Lateral Random and Vertical Random axis caused no further channel failures. Vertical 
Random axis caused the BTE command for PCM 2 to fail again. The total number of failures 
experienced at one t ime or another during vibration are as follows; two prime analog channels, 
six subcom analog channels and the BTE command for PCM 2. The five prime analog channels 
that were out of tolerance going into vibration and that corrected themselves after the vertical 
sine axis are s t i l l  good. The channels and current monitored during the vibration tests were 
stable and a l l  circuits other than those mentioned functioned well. The TME had no failures 
through vibration. 
7.3.2.2 PHASE I I .  
axis. A l l  channels were good going into the test. During longitudinal random vibration, six 
subcom analog channels plus five prime digital channels were lost on both PCM's. The PCM 2 
data also became intermittent. After completion of a second thermal cycle vibration of the 
system was continued. The first plane to be run after the second thermal cycle was lateral 
random. N o  additional channel failures were experienced in this plane and the prime digital 
channels corrected themselves during this test. The vertical random axis contributed no additional 
channel failures. PCM data was intermittent throughout vibration testing. The TME had no 
fa i I ures throughout v i  brat ion . 
The f i rs t  plane of vibration in phase I I  testing was the longitudinal random 
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7.3.2.3 
TME had ajready successfully completed two phases of vibration testing. A l l  channels were 
good going into third phase testing and no channel failures were experienced in  any of the 
six planes of vibration. The channels and current monitored during the vibration tests were 
stable and a l l  circuits functioned well. 
PHASE i l l .  In the third phase of testing only the PCM unit was vibrated as the 
7.3.3 TEST EQUIPMENT REQUIRED 
Test equipment required is listed i n  paragraph 7.2.3, 
7.3.4 PROCEDURES 
Refer to the Nimbus B PCM Telemetry Subsystem Acceptance Test Procedure RAD 342 
and 343 for a l l  test procedures 
7.4 ACCELERATION 
7.4.1 PURPOSE 
The purpose of the Acceleration testing program was to demonstrate a conservative 
measure of design safety when the operational equipment was exposed to environmental oper- 
ating conditions. 
7.4.2 RESULTS 
The acceleration test was carried out in  phase I testing and since no electrical problems 
were encountered it was not repeated i n  any other phase. A l l  channels and current monitored 
during the tests were stable and a l l  circuits functioned well. 
7.4.3 TEST EQUIPMENT REQUIRED 
The test equipment required i s  listed i n  paragraph 7.2.3. 
7.4.4 PROCEDURES 
Refer to the Nimbus B PCM Telemetry Subsystem Acceptance Test Procedure RAD 342 
and 343 for a l l  test procedures. 
7.5 THERMAL CYCLING 
7.5,l PURPOSE 
The purpose of the Thermal Cycling testing was to demonstrate a conservative measure 
of design safety when the operational equipment was exposed to environmental operating con- 
ditions. 
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7.5.2 RESULTS 
7.5.2.1 
present; five intermittent prime analog failures (before thermal cycling these channels read 
normal), six analog subcom channels, the BTE command for PCM 2 and two prime analog 
channels lost i n  the longitudinal random axis of vibration. At  +55OC in  the thermal cycle 
test the five intermittent prime analog channels again went out of tolerance, the other 
failure remained unchanged, A new subcom analog channel on both PCM's plus a l l  subcom 
digital channels on submatrix boards A2 and 82 of PCM Lfailed. The last two words of time 
code (units and tens OJ hours) in  PCM 1 also failed at -5 C, The new analog subcom channel 
failure gained at +55 C, read normal as did the subcom digital channels on submatrix cards 
A2 and 82. The last two words of time code in  PCM 1 also returned to a normal condition. 
The BTE command for PCM 2 did not recover at the low temperature end; a l l  circuits other 
than those mentioned functioned well. The TME unit had no failures throughout the thermal 
cy c I i ng . 
PHASE I ,  Going into phase 1 thermal cycling the following channel failures were 
7.5.2.2 Two thermal cycles were run in phase 2 testing; one before and one 
after longi i i rdinalndom vibration. No electrical problems were encountered during the 
first thermal cycle before vibration. Going into the second thermal cycle however, several 
failures were present. These failures, consisting of six analog channels and five prime digital 
channels, occurred in  longitudinal random vibration. During the second thermal cycle at 
+55OC the five digital channels corrected themselves and appeared normal for the rest of the 
thermal cycle. No new electrical failures were encountered i n  this test. The TME unit had 
no failures throughout the second phase of thermal cycling. 
PHASE II. 
7.5.2.3 PHASE 111. 
the TME had successfully completed two previous phases of thermal testing, Two thermal 
cycles were conducted i n  phase 3 testing one before and one after the six planes of vibration. 
No  electrical problems were experienced in  either test. A l l  circuits functioned well during 
thermal cycling. 
In phase 3, only the PCM unit was subjected to thermal cycling as 
7,5.3 TEST EQUIPMENT REQUIRED 
The test equipment required i s  listed in paragraph 7.2.3. 
7.5.4 PROCEDURES 
Refer to Nimbus B PCM Telemktry Subsystem Acceptance Test Procedure RAD 342 and 
343 for al  I test procedures, 
7.6 TH ERMA L VACUUM 
7.6.1 PURPOSE 
The purpose of the Thermal Vacuum testing was to demonstrate a conservative measure 
of design safety when the operational equipment was exposed to environmental operating con- 
ditions. 
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7.6.2 RESULTS 
7.6.2.1 Phase 3 thermal vacuum tests on the Nimbus B Telemetry Subsystem 
were curtailed after 108 hours due to a major system failure i n  PCM 1 .  Earlier in  the thermal 
vacuum test two analog subcom channel failures were experienced. These channel failures 
occurred i n  the +55OC portion of the test. When the thermal vacuum chamber was returned 
to room temperature and pressure only, one subcom analog failure remained. The TME unit 
had no electrical failures during this phase, a l l  other circuits other than those mentioned 
functioned we1 I .  
PHASE Ill. 
7.6.2.2 PHASE IV. The PCM unit was opened and the major system failure was repaired. 
The c h a n n e w  were traced to Fairchild MOS gates, therefore, i t  was decided those 
channels would not be repaired. During the repair sequence seven additional subcom analog 
channels went out of tolerance, however, they were reading normal when the PCM unit was 
repackaged and did not fail i n  fourth phase thermal vacuum. No  additional channel failures 
were encountered during the fourth phase of testing in  thermal vacuum, The remaining portion 
of the thermal vacuum test was completed and the first portion of the test was then rerun with 
the system at room temperature and pressure (at the end of the thermal vacuum test), only one 
subcom analog channel was out of tolerance, Some problem with the Raymond tape recorders 
was experienced during fourth phase testing, the recorders have since been repaired. No 
electrical problems were encountered with the TME unit. 
7.6.3 TEST EQUIPMENT REQUIRED 
Test equipment required i s  listed in  paragraph 7.2.3. 
7.6.4 PROCEDURES 
Refer to the Nimbus B PCM Telemetry Subsystem Acceptance Test Procedure RAD 342 
or 343 for a l l  test procedures. 
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SECT1 ON Vi I I  
FLIGHT SYSTEMS 1 AND 2 
PCM AND TME ACCEPTANCE TEST1 NG 
8.1 INTRODUCTION 
This section contains the history of th acceptance tests performed on th NIMBUS B 
PCM Telemetry Flight Systems 1 and-2 and includes a discussion of the results, a listing of 
the test equipment required, and of the test procedures used. The purpose of the acceptance 
test program was to demonstrate the successful reproduction of the Subsystems. The qualifica- 
tion tests performed on the prototype were designed to demonstrate a sufficiently conservative 
margin of design safety i n  the PCM Telemetry Subsystem. This section i s  divided into a 
discussion of the Flight System 1 tests and a discussion of the Flight System 2 tests. The dis- 
cussion of the Flight System 2 tests precedes that of Flight System 1 since the tests on Flight 
System 2 were completed first because of the MOSFET problem. 
8.2 FLIGHT SYSTEM 2 
This section contains the history of the acceptance testing of the Flight System 2 PCM 
and TME units. 
8.2.1 PCM UNIT 
Flight 2 testing of the PCM Unit is divided into two phases. The sequence of tests 
performed in  each phase i s  shown below. After the first phase of testing, the PCM unit was 
opened for repairs. The second phase of testing then took place when a l l  repairs were com- 
pleted. The Flight 2 system completed the room ambient acceptance test without any discrep- 
ancies. 
Phase 1 
1 .  Vibration 
a. Vertical axis (sine) 
b. Lateral axis (sine) 
c. Longitudinal axis (sine) 
d, Longitudinal axis (Random) 
e. Lateral axis (Random) 
f. Vertical axis (Random) 
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Phase I I  
1. Vibration 
Stop of first phase testing 
a, Longitudinal (Random) a x i s  
2. Thermal Vacuum 
a. +5OoC for 24 hours 
b. O°C for 24 hours 
c. +5OC for 48 hours 
d. +45OC for 48 hours 
e. +5OC for 48 hours 
f. +45OC for 48 hours 
g. R/A (last test) 
3 ,  Stop of second and final testing phase of Flight 2 
8.2.1.1 VIBRATION. 
8.2.1.1.1 RESULTS. 
a. Phase I 
In the first phase of testing, only the PCM unit was vibrated as the TME had 
already successfully completed vibration during Flight 1 testing. A l l  chan- 
nels were good going into first phase testing and no channel failures were 
experienced in  any of the six phases of vibration, The channels and current 
monitored during vibration tests were stable and a l l  circuits functioned well. 
b e  Phase ll 
In the second phase of vibration, only the PCM unit was vibrated. A l l  chan- 
nels were good going into second phase testing and no channel failures were 
experienced in  the Longitudinal Random axis. The channels and current 
monitored during vibration tests were stable and all circuits functioned well. 
8.2.1.1.2 TEST EQUIPME T REQUIRED. The following test equipment was required for 
Phase II: 
a. Tektronix 545A Scope 
b. Type CA or 1Al Pre-Amp 
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C, Type D Pre-Amp 
d. HP 3460-A DVM 
e, 
f. 
Simpson 260 or equivalent V, 0 .M 
HP Wide Range Oscillator Model CDR 200 
g . H P Frequency Counter Model 524C 
h. HP Frequency Converter Model 525C 
i . HP Power Meter Model 434A 
8.2.1.1.3 PROCEDURES. 
Procedure RAD 342 and 343 for a l l  test procedures. The room ambient acceptance test serves 
as the Pre-test for vibration. 
Refer to the Nimbus B PCM Telemetry Subsystem Acceptance Test 
8.2.1.2 THERMAL VACUUM. 
8.2.1.2.1 RESULTS. 
a. Phase I 
Just before going into Phase I termal vacuum tests, a malfunction occurred 
in PCM 1 and testing was curtailed. 
b. Phase II 
During Phase 2 thermal vacuum tests on the Nimbus B Telemetry Subsystem, 
no electrical failures were experienced, a l l  circuits functioned normally. 
8.2.1.2.2 TEST EQUIPMENT REQUIRED. Refer to paragraph 8.2.1.1.2. 
8.2.1.2.3 PROCEDURES. Refer to paragraph 8.2.1 .1.3. 
8.2.2 TME UNIT 
The TME used on Flight 2 was originally scheduled for installation in Flight 1 , thus 
testing of the TME started during the f i rst  phase of Flight 1 testing. 
Prior to running the room ambient ATP, the TME had to be opened twice to correct 
wiring errors not detected in preliminary checkout. 
The room ambient acceptance test was completed without any discrepancies. The 
following test sequence was performed in Environmental testing. 
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Phase 1 
1 Vibration 
a. Longitudinal axis (sine) 
b. Longitudinal axis (Random) 
c. Lateral axis (sine) 
d. Lateral axis (Random) 
e. Vertical axis (sine) 
f. Vertical axis (Random) 
2. Abbreviated Thermal Cycle 
a. 
b. 
+55OC (stabilized for one hour) 
-5OC (stabilized for one hour) 
3. Thermal Vacuum 
a, +5OoC for 24 hours 
b. O°C for 24 hours 
c. +5OC for 48 hours 
d, 45OC for 48 hours 
e, +5OC for 48 hours 
f. +45OC for 48 hours 
g. R/A (last test) 
Stop of first and final testing phase of TME, 4. 
8.2.2.1 VIBRATlON. 
8.2.2.1 . I  RESULTS. The TME unit completed a l l  vibration tests successfully. The signals 
and current monitored during vibration tests were stable and all circuits functioned well .  
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8.2.2.1.2 TEST EQUIPMENT REQUIRED 
a. Tektronix 545A Scope 
b. Type CA or 1Al Re-amp 
c . Type D Pre-amp 
d. HP 3460-A DVM 
e. Simpson 260 or equivalent V.O.M. 
f. HP Wide Range Oscillator Model CDR200 
g. HP Frequency Counter Model 524C 
h. HP Frequency Converter Model 525C 
i . H P Power Meter Mode 1 434A 
8.2.2.1.3 PROCEDURES. 
Test Procedure RAD 342 and 343 for a l l  test procedures. The room ambient acceptance test 
serves as the Pre-test for vibration. 
Refer to the Nimbus B PCM Telemetry Subsystem Acceptance 
8.2.2.2 ABBREVIATED THERMAL CYCLE. 
8.2.2.2.1 RESULTS. The TME unit completed a l l  phases of this test successfully. No 
problems were encountered. 
8.2.2.2.2 TEST EQUIPMENT REQUIRED. Refer to paragraph 8.2.2.1.2. 
8.2.2.2.3 PROCEDURES, Refer to paragraph 8.2.2.1.3. 
8.2.2.3 THERMAL VACUUM. 
8.2.2.3.1 
No problems were encountered, 
RESULTS. The TME completed a l l  phases of thermal vacuum testing successfully. 
8.2.2.3.2 TEST EQUIPMENT REQUIRED. Refer to paragraph 8.2.2.1.2, 
8.2.2.3.3 PROCEDURES; Refer to paragraph 8.2.2.1.3, 
8.3 FLIGHT SYSTEM 1 
This section contains the test history of the Flight System No. 1 of the Nimbus B PCM 
Telemetry System consisting of the Pulse Code Modulation (PCM) Unit Serial No. 0002 and 
the Telemetry Electronics (TME) Unit Serial No. 0003. This section contains the entire test 
history of PCM Unit Serial No, 0002 including the testing accomplished in May-June 1967 
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prior to the MOSFET device change and the final phase of testing January-February 1968 
accomplished after the MOSFET device change was incorporated into this unit. The test 
history and test data for TME Unit Serial No. 0002 occurring in the May-June 1967 period 
was included in the Flight System No. 2 Test Data Report delivered with the Flight System 
No. 2 Test Data Report delivered with the Flight System No. 2 equipment and is not included 
as part of this report. However, this report does include the entire test history and test data 
for the TME Unit Serial No. 0003 and the PCM Unit Serial No, 0002. 
8.3.1 PCM UNiT SERIAL NO. 0002 
The testing of the PCM Unit divided into five phases. The f i rs t  four phases cover the 
tests conducted on the PCM Unit Serial No. 0002 in the May-June 1967 period prior to the 
MOSFET device change, Phase 5 covers the tests performed on the PCM Unit after this change. 
8.3.2 PCM UNIT PHASE I TEST HISTORY 20-22 MAY 1967 
8.3.2.1 
mental testing i s  as follows: 
PRETEST HISTORY. The PCM history before going into acceptance test and environ- 
a. PCM compressed (first time), had to be reopened due to system failure. 
b. PCM compressed (second time), had to be reopened due to system failure. 
c. PCM compressed (third time), checked o.k, and was packaged. 
d. PCM Box had to be reopened due to wiring error in J1 and J13 connectors 
(system did not have to be restrung), 
e. PCM was repackaged and was ready for Room Ambient acceptance test. 
8.3.2.2 ROOM AMBIENT ACCEPTANCE TEST. 
Room Ambient Acceptance Test. 
The PCM unit had no problems during the 
8.3.2.3 ENVIRONMENTAL TESTING. 
mental testing with the following results are listed below: 
The tests performed on the PCM unit during environ- 
a. 
b. 
V i  bration (Longi tudi na I Sine) 
No problems with the PCM Unit. 
V i  bration (Longi tudina I Random) 
The following failures were experienced in the PCM unit: 
1. PCM 1 
a. Prime Digital Channel failures.. 
DGP-54, 16, 52, 19, 55, 17, 51, 20, 53, 
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b. Subcom Digital Channel failures. 
DG-16, 156, 86, 226,87,227, 17,157,18, 158, 19, 159,20, 
160, 51 , 121 , 52, 261 , 53, 54, 262, 124, 263, 125, 264, 55 and 
265. 
c. Subcom Analog Channel failure. 
1/16A 275, 277, 279, 281, 283, 287, 291 and 295, 
d, Digital words feeding through on the analog check due to the loss of 
the overvoltage pulse. 
1/16D 25, 28, 31, 34 and 39. 
2. PCM 2 
a. Subcom Digital Channel failure. 
DG 20. 
b. Subcom Analog Channel failure. 
Same as PCM 1 Subcom test. 
c. Vibration (Lateral Sine) 
i 
No additional problems. 
d. Vibration (Lateral Random) 
No additional problems. 
e. Vibration (Vertical Sine) 
No additional problems. 
f. Vibration (Vertical Random) 
No additional problems. 
a. Abbreviated Thermal Cycle 
A quick thermal cycle (from -5 to +55OC) was performed on the PCM 
uncovering the following additional problems: 
. LOSS of sync on PCM 1 at the -5OC pt. 
2. Possible additional channel failures were encountered , these will 
be checked and covered in a later report i f  they are a problem. 
8-7 
I 
8.3.2.4 
discrepancies pointed out in paragraph C above under Environmental Testing were resolved. 
The findings and corrections made are as follows. 
PCM UNIT REPAIRS AFTER THE FIRST ENVIRONMENTAL TESTING PHASE. The 
8.3.2.4.1 PCM 1 
a. Prime Digital ChannelFailures DGP-54, 16, 52, 19, 55, 17, 51 , 53, and 20, 
1, Discrepancy - Al l  read zero when ones were fed into the digital channels. 
2, Action - Replaced A12 on output board 1 i n  PCM 1. This flatpack 
appeared to have a body to drain short as a + voltage was observed on 
the output of this flatpuck. 
b. Subcom Digital Channel Failures DG-16, 156, 86, 226, 87, 227, 17, 157, 
18, 158, 19, 159, 20, 160, 51, 121, 52, 261, 53, 54, 262, 124, 263, 125, 
264, 55, and 265. 
1 ,  Discrepancy - A l l  read zero when "ones" were fed into the digital chan- 
ne Is. 
2. Action - See Prime Digital Channels, PCM 1 .  
C. Time Code 
1, Discrepancy - (This failure was left out of the preliminary report 1210- 
4120-0043 dated 22 May 67). Loss of bit 23 (most significant bit i n  time 
code.) Read one a l l  the time. 
2, Action - See Prime Digital Channels, PCM 1 .  
d. Subcom Analog Channel Failures 1/16A, 275, 277, 279, 281 , 283, 287, 
291 , and 295. 
1 .  Discrepancy - A l l  read high. 
2, Action - Replaced A51 on submatrix Card 63. 
e. Digital words feeding through on the analog check1/16D, 25, 28, 31 , 34, 
and 39. 
1 ,  Discrepancy - The -15V overvoltage line was being shorted to the +6V 
body supply due to a short i n  MOS gate A51 between the body (Pins 6, 
7, or 9) and the source (probably Pin 1 1 ) .  
2. Action - A51 replaced (See item 4 under PCM 1). 
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8.3.2.4.2 P C M  1 A N D 2  FAILURES 
a. Subcom Digital Channel Failure DG 20. 
1 . 
2. 
Discrepancy - Digital channel read "1 " a l l  the time on both PCM's, 
Action - Replaced A39 on submatrix card A1 . 
b. Subcom Analog Channels 1/16A 241 , 237, 233 replaced A17 on submatrix 
card B3. 
8.3.2.4.3 PCM 2 
a. Subcom Analog Channel failures same as Items 4 and 5 under P C M  1. 
8.3.2.4.4 THERMAL CYCLE 
a, Discrepancy - Loss of sync on PCM 1 at the -5OC pt. 
b. 
FAILURES PROBABLY DUE TO OPENING SYSTEM 
Action - Replaced A55 on output board 1 of PCM 1 (a Westinghouse gate), 
8.3.2.4.5 
a. Discrepancy - Loss of row 5 ,  6, 7, and 8 on submatrix board A3 and 83 when 
PCM 2 was on. 
b. Action - Replaced NPN driver A29 on submatrix board A3 
NOTE 
Failure report 01 91 0 states Submatrix 83 , assembly 
#516531 -G3; this should have read Submatrix A3 assembly 
#516430-G3. 
The unit underwent an abbreviated ATP and was readied for vibration. 
8.3.2.5 
and/or bad flatpack's. 
PCM was vibrated after repairs were completed. The unit then went into the normal Thermal 
Cycle test. 
SUMMARY a The PCM was reopened and a l l  cards inspected for lifted flatpack leads 
Paragraph D covers the cause of the failures listed i n  this report. The 
8.3.3 PCM UNlT PHASE I I  TEST HISTORY 26-27 MAY 1967 
The tests performed on the PCM unit during Phase 2 of environmental testing with 
results and corrective actions are as follows: 
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8.3,3,1 VIBRATION (LONGITUDINAL AND RANDOM). 
a. Vibration (Longitudinal Sine) 
No problems were encountered. 
b. Vibration (Longitudinal Random) 
1. PCM1 
2 
a. Discrepancy - Loss of the 2 bi t  in al l  words, 
b. Action - Replaced MOS gate A14 on output board 2A. 
2. PCM 1 and PCM 2 
a. Discrepancy - Prime digital ward 6 read through on prime analog check. 
b. 
c. 
d. 
3. PCM 2 
Action - Replaced MOS gate A38 on prime board. 
Discrepancy - Subcom digital-subframe 2, word 4 read a l l  ones, 
Action - Replaced MOS gate A1 1 on submatrix card A2. 
a. Discrepancy - Analog subcom-subfrarne 2, words 12, 28, 31 , 35, 39, 
43, 47, 51 , 55, and 59. 
NOTE 
These words were probably out on PCM 1 too, but could 
not be checked due to the loss of the 22 bit. 
b. Action - Replaced A l l  on submatrix card A2 (See item 2 under PCM 1 
4. Problems Due to Opening System 
a. Discrepanc - Loss of digital channels DG 241, 242, 243, 244, 245 '(4 "1 I' all the time. 
b. Action - Amp-interconnect 321 on submatrix card A4 was replaced. 
8.3.4 PCM UNIT PHASE I11 TESTHISTORY 2-3 JUNE 1967 
The tests performed on the PCM unit during Phase I I I  of environmental testing with the 
following results and corrective actions are as follows: 
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8.3.4.1 VIBRATION. 
a. Vibration (Longitudinal Random) 
1 PCM 1 and PCM 2 Test Results 
a, Discrepancy - Subcom analog channel read high, failure occurred i n  
Subframe 7, Word 23 (1/16 14169). Five additional subcom analog 
channels were slightly degraded but were in  spec. These channels 
were in Subframe 7, Words 7, 15, 3’1 , 55, and 47. 
b. Action - Replaced MOS Gate A16 on submatrix, Card A3 seemed to 
have a drain to gate short during vibration, however, the channel 
read normal after remaining at  +55 C for awhile during the thermal 
cycle. 
0 
b. Vibration (Longitudinal Random) 
No  additional channel failures 
8.3.4.2 THERMAL CYCLING. 
a. +55Oc 
1. Failure and Corrective Action 
a. Discrepancy - Recoder #1  started drawing excessive current in the 
P.B. Mode. 
b. Action - A short was discovered in  the recorder cabling and has been 
repaired. 
I 
2. Failure and Corrective Action 
s: 
i 
. ,9 
a. Discrepanc - Several prime analog channels on PCM 1 failed. Words d,42, and 50 read low. 
Action - Replaced Westinghouse Gate A1 1 on Output Board 1 A, b. 
3, Failure and Corrective Action 
a. Discrepancy - During the +55*C portion of thermal cycling on the 
Flight 1 Nimbus B Telemetry Subsystem the PCM 2 unit began to 
randomly drop several bits of data from the data train. Further 
investigation uncovered a circuit i n  the Shift Register and Split- 
Phase Converter Module that was causing the trouble. 
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b. Action - R6l in the Shift-Register Module was changed from an 18K 
to a 6.8K. A report has been written covering the change. 
b. -5OC 
A l l  channels read normal during this test and after returning to room ambient. 
No new channel failures were experienced. 
8.3.4.3 PROBLEMS DUE TO OPENING SYSTEM. 
8.3.4,3,1 FAILURE AND CORRECTIVE ACTION. 
a. Discrepanc - Cold solder joint on flatpack A51, Pin 8. This flatpack is 
&Output Board 1A. 
b. Action - Pin 8 resoldered. 
8.3.3.3.2 FAILURE AND CORRECTIVE ACTION 
a. Discrepancy - During a preliminary temperature run a Westinghouse gate 
failed at the +55OC end in  PCM 1 The gate was located on output board 
1A and was flatpack A31, A second gate was installed on the board with 
the same failure mode indications. 
b. Action - Both gates had data code 612 which i s  from the group of gates that 
should not be used in the system. A later data coded gate was used and the 
problem was cured e 
8.3.4.4 RETEST. The PCM unit was repaired and retested. 
8.3.5 PCM UNIT PHASE 4 TEST HISTORY 15 JUNE 1967 
The tests performed on the PCM unit during Phase 4 of environmental testing with the 
following results and corrective action are as follows. This paragraph concludes the test 
history of PCM Unit Serial No. 0002 to the time that the MOSFET problem caused a halt to 
further testing. 
8.3,5.1 VI BRATI ON (LONG I TUDl NAL RANDOM) . 
a, PCM 1 and 2 
1. Discre anc - Subcom analog channels l/lbAlO, 13,17, and 21 read out e.Channels appeared to be open, 
2. Action - A cold solder joint was discovered on Pin 1 of flatpack A31 on 
submatrix card A l a  
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8,3,5.2 Vi BRAT1 ON (LONG 6lUDl NAL RANDOM) e 
The PCM Unit was turned upside down and vibrated a second time with the following 
additional failures: 
a. PCM 1 and 2 
1. Discrepancy - Subcom analog channels 1/16A25, 29 , 35, 39, 43, 47, 
and 32 read out of tolerance. Appeared to have a gate-to-drain short. 
2. Action - Flatpack A1 1 on submatrix card A3 was replaced. 
NOTE 
It was assumed that the above items would cure a l l  
problems encountered during vibration; however, 
NASA stopped further testing until the MOS gate 
problem could be resolved. 
8.3.6 PCM UNIT (AND TME UNIT SERIAL NO. 0003) PHASEV TEST HISTORY 
28 JANUARY THROUGH 11 FEBRUARY 1968 
I 
i 
This phase of testing of Flight System I of the Nimbus 6 PCM Telemetry involved both 
the PCM and TME Units, PCM Serial No, 0002 and TME Serial No. 0003. The system was 
vibrated both sine and random in lateral, longitudinal and vertical axis without failures on 
28 January 1968. 
The system began thermal vacuum on 29 January 1968 and completed thermal vacuum 
without failure on 10 February 1968 and the post-thermal vacuum test was completed on 11 
February 1968 without failures. A minor design anomaly was uncovered in  testing at General 
Electric. Due to the fact it i s  not detrimental to system mission performance, the problem w i l l  
not be corrected and the system wi l l  be shipped on a waiver of this anomaly. See the January 
1968 Monthly Progress Report for a discussion of the problem. 
8.3.7 TME UNIT SERIAL NO. 0003 TEST HlSTORY 
Refer to paragraph 8.3.6. 
8.3.8 TEST EQUIPMENT REQUIRED 
The following test equipment was required. The environment test equipment used i s  
listed in  the individual environmental acceptance test reports supplied with the test reports 
shipped with Flight System 1. 
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Description and 
Part Number 
a. Oscilloscope RM 45A 
b. Plug-in Type 1Al 
c . Oscillator Type 200 COR 
d e  Digital Voltmeter Type 3460A 
e. S i  mpson Model 270 
f. BTE 
9. KEPCO P/S SC-32-0.5 
h. Plug-In Type D 
i .  P/S KEPCO 
8.3.9 TEST PROCEDURES 
Refer to paragraph 8.2.1.1.3, 
Serial No. 
160 
105595 
42905 
105668 
21 1402 
0003 
27565 
2 12898 
301051 
Calibration Date Due 
6-9-67 
5-26-67 
10-27-67 
32-7 
33-7 
8-1 1-67 
34-7 
11-10-67 
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